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SUMMARY 
The Phase-I MAPPS program started in 1973, amidst a growing concern 
on the need ,for and the 1 ack of such a program. Bei ng of along-range 
nature, the MAPPS ;s currently at the conclusion of its initial Phase II. 
The primary program effort focused on the formulation and implement-
ation of various modeling, analysis, design, and optimization methodologies 
for power processing equipment and systems. The effort can be divided into 
four major categories: 
• Control-dependent performance modeling and analysis. 
• Control circuit design. 
• Power circuit design and optimization. 
• System configuration study and performance simulation. 
The methodologies associated with each category were elaborated, so 
that a user with the proper background can proceed to follow the descrip-
tion and adapt the methodology to solve problems at hand. In addition to 
this tutorial fulfillment, those program efforts with general appeals to 
a multiple of perspective users were reduced into application-oriented 
subprograms, thus fulfilling as well the utility goal of the MAPPS program. 
The program thus provided the engineering tools for conducting an 
~nalytically-based, cost-effective design of power processors, 
effecting ultimately the performance improvements and the cost savings 
for future NASA/military power processing development programs. 
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1. DEFINITION OF COMMONLY-USED TERMS 
Certain modeling and analysis tennino1ogies are defined here to avo'id later 
ambiguity, as they are frequently used throughout the report: 
Components: Electronic parts such as magnetics, capacitors, semi-
conductors, etc, 
Circuit: A combination of electronic components to perform given 
functions. Examples are input filters, feedback ampli-
fiers, etc. 
Equipment: A collection of circuit functions to achieve certain 
specified input/output compatibilities. Examples are 
System: 
line regulators, dc-to-dc converters. A power processin~ 
equipment can be divided into the power circuit and the 
control circuit; the former processes the power flow from 
input to output, while the latter controls the power flow. 
A combination of multiple equipment aimed to fulfill certain 
power processing requirements in a given application. 
Performance: Steady state or transient behavior of an equipment or system. 
There are two general performance categories: the contro1-
dependent performance and the power-dependent performance. 
The control-dependent performances are those closely related 
to the contro1-ci:rcuit design for a given power circuit. They 
include: 
• Stability of control loop 
• Attenuation of source sinusoidal disturbances 
(audiosusceptibility) 
• Response to load sinusoidal disturbances 
(output impedance) 
• Response to step line disturbances 
• Response to step load disturbances 
.-
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Design: 
Modeling: 
The power-dependent performances are those closely related 
to the power-circuit design for a given control scheme. 
They include: 
• Source EMI 
• Output Ripple 
• Input/output power and voltage levels 
• vJeight 
" 
• Loss 
Conceive a scheme for the equipment or system to meet a 
given set of performance requirements. 
Provide an adoptable representation of an equipment or 
system to facilitate performance evaluation or design 
implementation. 
Simulation: To portray the t~me-domain performance of a Diven design. 
'. Its utility becomes most significant when multiple non-
linearities render analysis impractical. 
Design 
Optimization: To design the equipment or system and concurrently mini-
mizing a defined quantity such as weight, loss, or a 
performance criterion. 
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2. INTRODUCTION 
Electronic power processing is a complex field encompassing power and control 
electronics, magnetics, semiconductors, and nonlinear feedback control. How-
ever, due to the industry's preoccupation with 'hardware production, the 
technology development has been hampered by a lack of vigorous and cost-effective 
modeling. analysis, simulation, and design optimization techniques. Conse.ql.Jently, 
heavy rel'lance on empirical and intuitive methods as well as breadboard trial 
and error has been necessary in power processing development. Needless to say, 
such inadequacies inevitably lead to penal ties in performance, re1 iaBl1 'ity, 
weight/efficiency, and cost. In view of the following factors: 
(1) The forthcoming use of considerably higher levels of power in 
futUre power processors, 
(2) The prevailing trend of equipment standardization which must rely 
on analysis-based design and predictable performance, 
(3) The ever-increasing sensitivity to equipment development cost, 
the empirical and trial approaches will become increasingly impractical. The 
need for a power proces'sing modeling and analysis program thus cannot be 
over-emphasized. The overall objective of such a program, then, is to provide 
the useful engineering tools to reduce the design, analysis/simulation, and 
design optimization time, and consequently the development time and cost, in 
achieving the f'equired performances. for power processing equipment and systems. 
To fulfill such an objective, a program entitled "Modeling and Analysis of 
Power Processing System (MAPPS)", was initiated in 1973. Phase I of the 
program addressed the formulation of a methodology for the MAPPS approaches [lJ . 
Subsequently, the program entered Phase II in 1975. Since then, certain selected 
approaches have been implemented through computer-based design, analysis, and 
optimization subprograms. To provide the basic coordination of various sub-
programs, the framework of an expandable Data Management Program is also com-
pleted. Being of long range nature, the program is currently at the conclusion 
of the initial Phase II. 
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Since the inception of the MAPPS program, TRW Defense and Space Systems Group 
has been working in unison with Dr. R.D. Middlebrook of the California Institute 
of Technology in a joint industry-university program effort. Sponsored by a 
subcontract from TRW to CalTech and supported by Dr. Cuk of CalTech, DI~. Middle-
brook's major contribution has been in the modeling of various nonlinear dc-to-dc 
converter power stages based on a unified state-space averaging technique. 
Details of the modeling and the significant results obtained by CalTech are 
published separately in a companion NASA Contractor Report, NASA CR-135l74 . 
This report volume, NASA CR-135l73, summarized the analytical/numerical details 
of modeling, analysis, simulation, and optimization techniques pertaining to 
the conception of all subprograms generated at TRW in the MAPPS program. The 
report also contains narrative of softwares constituting the basic Data 
Management Program. For conciseness and clarity, certain minute details in 
mathematical derivations and computer programming are reserved for presentation 
in the Appendices at the end of the report. Prior to the conclusion, the 
report also includes an overview of MAPPS' present capability and its future 
expectation, supplemented by a follow-on program outline fer the immediate 
next phase • 
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3. INTRODUCTiON TO MAJOR MAPPS SUBPROGRAMS 
Engineering tools on power processing design, analysis/simulation and 
optimization are provided in five major MAPPS subprograms, designated as the 
fol1owi,ng: 
• ! Per~ormance Analysis Subprogram 
• Control Design Subprogram 
• Desi'gn Optimization Subprogram 
• System Analysis Subprogram 
• Component Library Subprogram 
3.1 PERFORMANCE ANALYSIS SUBPROGRAM (PAS) 
The utility of the PAS is to allow one to predict, for a given equipment 
design, all control-dependent performance characteristics listed in Section 1. 
A major difficulty in such analytical predictions lies in the nonlinear oper-
ation inherent in the power stage of all switching regulators. Generally there 
may be as many as three time intervals within each cycle of switching operation: 
the power transistor on-time interval during which the output inductor MMF 
ascends, the off-time interval during which the MMF descends, and if the de-
scending MMF diminishes to zero, the r@st of the off time interval when the 
MMF stays essentially at zero before the next cycle is initiated. Even though 
the power stage is linear for each time interval, the combination of all dif-
ferent linear circuits for the purpose of analyzing a complete cycle of swi~ 
tching-regulator operation becomes a complicated piecewise-linear analysis 
problem. 
As stated in Section 1, the performances close1ey associated with the 
analysis and simulation are stability, audiosusceptibility, output impedance, 
and large-signal step transient responses. Except when dealing with the last 
performance category, the nature of all other disturbances is that the regu-
lator can be regarded as a time-invarient system without a significant loss 
in analytical accuracy. In other words, the nonlinear system can be linear-
ized about its equilibrium state to obtain a linear analytical model for 
small-signal performance evaluations. For the last category concerning 
transient response, the generally varying duty cycle subsequent to a step 
line and load change represents a time-varying nonlinear system. For a 
proactical, higher-qrder system, its performance evaluation is invariably 
limited to tactics closely identified with simUlation techniques. 
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Basic approaches for conducting performance analysis/simulation differ 
primarily in their methods of linearizing the nonlinear operation. They are 
classified as follows: 
(1) Discrete Time Domain Anlaysis 
Since a switching regulator inherently contains an analog-to-
discrete time conversion, it is only natural that the regulator can 
be more accurately analyzed through the discrete time-domain equa-
tions in vector form. Newton's iteration is then used to reach the 
regulator equilibrium state. The system is then linearized about 
this equilibrium state to arrive at~ linear, small-signal discrete 
time model. The entire closed-loop regulator is thus modeled as a 
single entity rather than separating it into different control 
blocks. The stability is studied by examining the eigenvalues of 
the linearized system. The analysis can be extended, through 
z-transform, to determine frequency-related performance character-
istics such as audiosusceptibility. The modeling and analysis ap-
proach makes extensive use of digital computers, thus making auto-
mation in regulator analysis possible. The application of this 
approach to switching regulator was performed at TRW. [2,3] 
(2) Impulse Function Frequency Domain Analysis, 
The approach is capable of describing accurately a nonlinear 
system under periodical structural changes. It is based on the 
fact that when a regulator is subjected to a small disturbance, 
its duty cycle is perturbed. Such a perturbed duty cycle signal 
can be regarded as an impulse train when the perturbation is 
Vanishingly small. Through mathematical manipulation, a linear;2ed 
discrete impulse response function is then generated for the non-
1 inear power stage .in closed form at the di screte sampl ing instant. 
, , 
By neglecting the minute details of the waveforms between samples 
and studying only the macroscopic performance, an equivalent con-
tinuous linear impulse response is then obtained for the power 
stage. This approach was originated from the University of Toulouse, 
France and the European Space Agency [4,5], and supplemented by TRW [6]. 
: 1 
: .; 
(3) Average Time Domain Analysis 
(4) 
As far as the nonlinear power stage is concerned, the 
average time-domain approach also starts with the exact time-
domain description. However, instead of treating the complete 
regulator as a single entity as the aforedescribed discrete time-
domain approach, the average method divides the regulator into 
separate functtonal blocks and treats them as individual analyti-
cal entities. In general, these entities include the power stage, 
the analog signal processor for error detection and amplification, 
and the ~igital signal processor for converting the amplified 
analog error to discrete-time interval. Based on a practical 
assumption that the regulator-output switching ripple is small, 
the model then averages the exact state-space description of the 
respective power stages corresponding to distinct time intervals 
over a single period of operation. The culmination of the aver-
aging process is an equivalent linear circuit power-stage repre-
sentation about a quiescent operating point. The power stage model 
is then combined with ,the linear analog signal processor and the 
linearized digital signal processor (usually through describing 
function technique) to perform the small-signal analysis for a 
complete regulator. Infused by an earlier topological deduction 
[7], the evaluation of the averaging approach has been the contri-
bution of CalTech[8,9]. 
Discrete Time Domain Simulation 
The previously described methods are applicable only to 
small-signal analysis. The reason for such restrictions stems 
from the fact that the system modeling is linearized about the 
equilibrium state for a given operating duty cycle. When a large 
disturbance is introduced, the duty cycle varies during the entire 
transient until a new equilibrium is reached. The time-variant 
operation thus renders the aforedescribed small-signa~l analysis 
powerless. In addition, other nonlinearities, such as those prO-
vi'ded by protection circuits and saturation effects of the ampli-
fier or magnetics, often are significant during large-signal 
transients. For example, all these nonlinearities are present 
during the regulator start-up process. A separate simulation 
task is thus needed. 
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The simulation is based on the discrete time domain model 
previously described. The technique utilizes the recurrent dis-
crete time-domain analytical expressions, and propagates the 
recurrence through Fortran computation of state transition matrices 
and predetermined threshold boundary conditions. This simulation 
approach has been practiced frequently at TRW [2]. 
Techniques for all four approaches were well established in 
the MAPPS program. Their respective utility for a given application 
depends on the analysis objective, the desired accuracy, the control 
circuit type, the nature of the disturbance, and perhaps more influ-
ential than most, the analyst's own .modeling preferrence. Detailed 
discussion on each approach, supplemented by specific analysis ex-
amples, will be given in this report. 
3.2. CONTROL DESIGN SUBPROGRAM (CDS) 
As stated previously, a power processing equipment is composed of 
of a power cHrcuit handling the power flow and a control circuit re-
gulating the power flow. A regulator's static and dynamic performances 
are effected, to a large extent, by the quality of its control circuit. 
The control design is thus instrumental in determining those external 
characteristics that are previously classified as control dependent. 
For a given power circuit design, different control designs mani-
fest themselves in various schemes of analog and digital signal proces-
sors. For most regulators, the design of the power stage and the digital 
signal processor is dictated by requirements other than control-dependent 
performances. For example, input/output isolation and source/load voltage 
compatibility frequently determine the power-stage selection, while the 
requirements of frequency constraint and the EMC consideration quite 
often impose the need for a constant-frequency digital signal processor. 
Consequently, the analog-signal processor generally holds the most lever-
age in determining the quality of the regulator control circuit. 
The function of the Control Design Subprogram, therefore, is to 
utilize the power stage and the digital signal processor conceived else-
where and to determine the design of the analog-signal processor in 
order to meet a set of specified control-dependent performance require-
ments. By necessity, the creation of such subprograms must rely on certain 
well-defined amplification and compensation configurations central to the 
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design of analog signal processors. In the MAPPS program, analog signal 
processors of the following two categories are considered: 
• Conventional Single-loop Control 
• Advanced Multiple-Loop Control [10,11] 
Examples of control circuit design are demonstrated. 
3.3 DE_Sl.G~_.9fTIMIZATION SUBPROGRAMS (DOS) 
Unlike the previous two control-circuit oriented subprograms, the DOS 
concerns itself primarily with the power circuit. In a power converter, the 
number of variables to be designed invariably exceeds that of the constraints 
linking the variables to various performancp requirements. Consequently, 
after the design constraints are defined, there exists virtually an infinite 
set of design solutions. The essence of the design optimization, !therefore, 
is to pinpoint a set of design variables to meet all given constraints, and 
concurrently to achieve the optimization of a specific converter characteristic 
deemed particularly desirable. The characteristic can be the converter weight, 
loss, or any other physically-realizable entity. One of the unique features 
of the design optimization is that the converter switching frequency becomes 
a parameter to be designed through the optimization process, which is differ-
ent from most other approaches in which the switching frequency is predetermined 
either intuitively or empirically. 
Continued rapid growth by applied optimization as a scientific discipline 
, 
has been fostered by the application of optimization theory and the high-speed 
computer developments. In converter design, it follows naturally that the 
key in implementing the optimization approach rests on the availability of 
suitable mathematical and computer techniques. A general optimization tech-
nique ;s the method of Lagrange Multipliers [12]. When applied to simple 
converter problem~, the method usually yields closed-·form ()ptimized solutions. 
Several appl ications applied to the optimum inductor and transformer designs 
were demonstrated in this program . 
Most larger problems arising from practical converter applications are 
sufficiently complicated to defy closed-form solutions. To identify an opti-
mum design, one has to resort to nonlinear programming algorithms which provide 
fast convengence to optimum numerical solutions from an educated guess of an 
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initial set of input design parameters. The "nonlinear" prograrrming, as 
opposed to the well-developed "linear" prograrrming, arises from the fact that 
most converter applications involving energy storage are simply based on 
formulations of highly nonlinear design constraints and optimization criteria. 
The principles and practices to effect convengence vary with each nonlinear 
programming. Methods based on penalty function [13] ana general gredient:r14] 
are among the more popular ones. In this program~ the Sequential Unconstrained 
Minimization Technique (SUMT) based on the penalty-function approach was used, 
and optimization up to a complete step-down switching-regulator power circuit 
was demonstrated. [15,16] 
3.4 SYSTEM ANALYSIS SUBPROGRAM (SAS)' 
The SAS·s represent extensions of the aforedescribed PAS's and DOS's 
from the equipment to the system level. The SAS's rely on DOS techniques as 
the basic tool for identifying the optimum system configuration, and on PAS 
techniques to address the dynamic system performances under large-signal 
disturbances. An obvious constraint in pursuing the SAS is the awesome 
analytical/numerical effort gene-rally required to analyze or design a'system 
of even only moderate complexity. The progresses of SAS thus must be geared 
to those already made in the more fundamental ,DOS's and PAS's. 
'10 thi s report, two examples of reasonab1 e compl exity were successfully 
demons~'~)~d: one deal ing with the weight optimization of a source-converter 
"., 
system, the otner deal ing with the dynamic response of a 12th order switching-
regulator-i nve;t'er system. However, one must not let such 1 imited success 
obscure the proper perspective - a truly useful SAS capable of allowing a more 
"scientific" system configuration design/analysis by minimizing the need for 
subjective bias from the system and equipment designers is still in its in-
fancy. Long-range effort of considerably more inten'sity will be needed before 
truly prevalent SAS~s can be developed for practical system analysis and 
design. 
3.5 COMPONENT LIBRARYSU~~ROGRAM (CLS) 
The CLS, when completed, represents the arrays of useful data that are 
sufficient to completely characterize the rating and the behavior of various 
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store~ aCCOrding ~ the ~llowing basic ca~gories: 1. 
• Res~stors: Carbon, FilM, Wire-Wound, Precision 1 
• Cap_citors: Foil and Solid Tantalum, Ceramic I 
• Cores: 
• Diodes: 
Linear, square-loop, ferrite 
Power, Signal, HV, Schottky 
• Transistors: Power Switching, General Purpos1e 
• Conductors: Solid, Litz 
• IC's: Digital, Analog 
In this report, components in the first three categories are partially 
comprised and stored. The structure of the data set was also implemented 
to facilitate random inquiries and to assume efficient retrieval, updating, 
and delete . 
3.6 DATA MANAGEMENT PROGRAMS (QMP) 
The DMP provides the needed. coordination between the various subprograms 
and the users. In the designing the DMP, three critical considerations were 
observed: 
• Ease of use 
• Ease of modification and internal flexibility 
• Portability from one computer host system to another 
By observing these considerations in the DMP design, the user's effort may 
be concentrated on the analysis/design/optimization' problem at hand, rather 
than on the administrative details of invoking the MAPPS system capabilities. 
The normal use of the MAPPS involves interactive conversation between 
the MAPPS System and the user. The user begins by signing on and requests 
the MAPPS system be loaded and executed. A conversation then begins between 
the user and an executive routine through which the user instructs the system 
to attach certain external files and to perform specific analytic functions. 
Upon completion of the input cycle, the DMP will proceed to execute and sat-
i sfy the user I srequests. 
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The user will be able to invoke various subprograms of analysis, design, 
and optimization. If intermediate results require a decision by the user, 
interactive conversation will again take place. Duri~g the course of an 
interactive session, the user may display results, store results, or retrieve 
previously stored results from the component library or the data base~ The 
coordinated data management system is accomplished through the development 
of appropriate control and communication routines. 
3.7 CONCLUSION TO SECTION 3 
In this section, the major power processing subpr'ograms and the data 
management program coordinating these subprogrlms were briefly discussed. 
From the foregoing descriptions, the MAPPS system present or future cap-
abilities include the follow'ing major categories: 
• Switching regulator control-dependent performance analysis through 
the Performance Analysis Subprogram. 
• Basic control-circuit design to meet control-dependent performa~ce 
requirements through the Control Design Subprogram. '-~ 
• Detailed optimum power circuit design to meet given power-dependent ~, 
" performance requirements through the Design Optimization Subprogram. 
• Identification of optimum systems configuration and large-signal system 
disturbance propagation through the System Analysis Subprogram. 
• Retrieve best-fit components per user's instruction through the 
Component Library Subprogram. 
• Coordinate between various subprograms and the user through a Data 
Management Program, aimed primarily for ease of use. 
Each of these categories will be discussed in detail in the following 
sections. 
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4. PERFORMANCE ANALYSIS SUBPROGRAMS (PAS) 
4. 1 GENERAL DESCRIPTION 
In this section, the approach and the scope of the analytical tasks 
are described. From the utility viewpoint, the PAS is regarded as both 
application and tutorial. The application aspect will be fulfilled by the 
creation of analysis and simulation subprograms based on certain preselected 
power/control circuit configurations. However, due to the large converter 
varieties of different power and control schemes, the function of the MAPPS 
program in terms of performance analYSis/simulation must also be suffic-
iently tutorial so that a prospective beneficiary of the MAPPS program can 
follow the analytical methodology established in the PAS, and adapt the neces-
sary analysis procedures to his specific applications. 
The discussion starts with the nonlinear operation in switching regulators, 
to be followed by the description of different methodologies of linearization. 
Analysis methods including discrete time domain, impulse function frequency 
domain, and average time domain, are presented, ,and specific examples are 
, \ given to illustrate each method. In addition, the discrete time domain analy-
sis is extended to perform the discrete time domain simulation. Future PAS 
emphasis and expectation are also advanced. 
4.2 NONLINEAR SWITCHING REGULATORS 
4.2.1 Switching Regulator Block-Diagram Representation 
To facilitate discussion, switching regulators can be characterized by 
the three basic functions shown in Figure 1: the power stage, the analog signal 
processor, and the digital signal processor. The power stage processes the 
power from input to output. The three basic power stages are shown here as 
buck, boost, and buck boost. They can operate either in continuous or dis-
continuous inductor current conduction modes. The analog-signal and digital-
signal processors combine to regulate the power flow from input to output. An 
analog signal is derived from the power stage output, which is processed to 
deliver a discrete-time interval at the aigital-signa1 processor output to 
achieve the required on-off control of the power switch in the power stage. 
The discrete-time voltage or _current pulses thus generated are averaged by a 
low pass filter in the power stage to restore an analog signal at the power 
stage output, thus completing the switching-regulator control loop. 
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4.2.2 Nonlinearities in Switching Regulators 
4.2.2.1 Basic Nonlinearity in the Power Stage 
Continuous and discontinuous conductions are sketched in Figure 2, 
using the buck-boost power stage as an example. In Figure 2(A) for con-
tinuous conduction, the MMF ascends in the input winding during Ton when 
the power switch is ON and the diode is OFF, and descends in the output 
winding when the power switch is OFF and the diode is ON. The MMF thus 
never vanishes in the output inductor. In Figure 2{B) for discontinuous 
conduction, the M~1F ascends during TON in the-input winding starting from 
zero MMF at the beginning of TON' and descends during TFl in the output 
winding, reaching zero MMF at the e.nd of TF1 . An additional time TF2 
exists when both the power switch and the diode are OFF, during which the 
MMF remains zero in both input/output windings, and the load current is 
supplied by the output filter capacitor. 
From the foregoing description, topologies of the buck-boost power 
stage correspond to TON' TF1 , and TF2 are illustrated in Figure 3. The figures make it clear that, even 'though the power stage is linear for each 
time interval, the combination of all different linear circuits for the 
n purpose of modeling a complete cycle of switching-regulator operation be-
comes a piecewise-linear nonlinear analysis problem. 
4.2.2.2 Basic Nonlinearity in the Analog- and Digital·,Signal ,Processors 
To characterize how a di:sturbance is propagated in the analog-signal-
to-discrete-time-conversio~, one is interested in how the duty-cycle varia-
tion d(t) of the power switch is being effected by a small sinusoidal disturb-
anCe derived from the processed error at the analog-signal processor o~tput. 
Obviously, if one seeks the complete analytical transfer function of such 
a disturbance propagation, the function would have to include components 
not only of the disturbance frequency, but also its higher harmonics as 
well as the beat frequencies of the disturbance frequency and the regulator 
switching frequency. Thus a single frequency input results in an output of 
multiple frequencies - an inherent characteristic of nonlinear circuit oper-
ation. 
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4.2.2.3 Other Significant Non1inearities and Analytical Complications 
In addition to the inherent nonlinearities previously described in the 
basic power stages and signal processors, other nonlinearities and compli-
cations include the following: 
(l) The Effect of Input'Filter 
The complication provided by the input filter can be vividly 
demonstrated by Figure 3. Being an integral part of the power 
stage during TON in Figure 3(A), its presence vanishes in either 
Figure 3(B) or Figure 3(C). causing complications in the modeling 
of a linearized power stage for analysis purpose. 
(2) Nonlinearities during Dynamic Operations 
Certain nonlinearities ignored in the analysis of small-signal 
disturbance propagation become highly significant when a large-
signal disturbance is introduced. They include filter inductor 
nonlinear flux-MMF relations, error-amplifier saturation, and 
the control asserted by certain protection circuits (e.g., peak 
current limiting) that 'are functional only during severe trans-
ient operations. For example, these nonlinearities are all 
present during the regulator start-up. 
Having identified all major nonlinearities, the different methodol-
ogies of treating these nonlinearities, which result in different 
analysis/simulation approaches, will be discussed next. 
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4.3 LINEARIZATION METHODOLOGY 
In this section, the analytical basis fundamental to all methodologies 
is presented. Methodologies resulting from different approximations made 
in the linearization process are then described. A concise comparison of 
all methodologies is provided. 
4.3.1 Common Analytical Basis for All Methodologies 
A common starting point for switching-regulator analysis is the iden-
tification of a state vector! and an input vector~. The (nxl) vector! 
contains all the system state variables, while the (mxl) vector ~ is assoc-
iated with regulator input voltage, the reference, the saturation drop of 
semiconductors, etc. For continuous conduction shown in Figure 2tA), the 
system representation is: 
x = F1 X + G1 U 
X = F2 X + G2 U 
during TON 
during T F1 
(1) 
(2) 
The (nxn) matrices F1 and F2 and the (Nxm) matrices G1 and G2 are constant 
matrices composed of various circuit and input parameters. In discontinuous-
conduction operation an additional equation: 
X = F3 X + G3 U during TF2 (3) 
is added to complete the system representation. The state trajectory during 
one switching period of propagation is illustrated in Figure 4, where the 
tim~ instants 
t k, 
k 
t1 ' 
k 
t2 ' 
at which switching 
t k+1, t k+2 
t k+1 
1 ' 
t k+2 
1 
t k+1 
2 
t k+2 
2 
action occur in steady-state operation are: 
The initiation of TON interval 
The initiation of TF1 interval 
The initiation of TF2 interval 
Each of the linear systems of equations (1) to (3) admits a closed form 
solution of the form: 
k k k k !(t1) = !(tk+TON ) = ~1 (TON) !(tk) + D1(TON ) ~ (4) 
i 
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, t where 
!( t~) = !( t~+~l) = CP2(T~1) !(T~) + D2(T~1) Q 
!(tk+1) = !(t~+T~2) = CP3(T~2) K(T~) + D3(T~2) Q 
cpi (T) = eFiT i=1,2,3 
Di(T) = eFiT [ fTe- FiS dS ]Gi, i = 1, 2, 3 
o 
II .iii.""" 
(5) 
(6 ) 
(7) 
(8) 
The discrete state transition equation for the converter in a complete 
switching cycle can be obtained by combining the state transition equation 
expressed by eqs. (4) to (6) as: 
(9) 
where tk and t k+1 correspond to time instants at the beginning of the kth 
and the (k+1)th cycle respectively. Combining the state transition equations 
for the continuous-conduction operation, the cp and D matrices in eq. (9) 
become: 
~ = CP2(T~1) ~l(T~N) 
. k k k D = CP2(TF1 ) D1(TON ) + D2(TF1 ) 
For the discontinuous-conduction operation, 
k k k 
cp = CP3(TF2 ) CP2(TF1 ) CP1(TON ) 
D = CP3(T~2) CP2(T~1) D1(T~N) + CP3(T~2) D2(T~1) 
k + D3(TF2 ) 
(10) 
(11 ) 
(12 ) 
(13) 
r·· 
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Time intervals T~N' T~l' and T~2 are determined through threshold 
conditions. For continuous operation, the two threshold conditions needed 
to determine T~N and T~l are the control-loop error and the implemented 
duty-cycle control method, which can be respectively expressed as: 
[ !(T k)' k k ] 0 (14 ) sl TON' TFl = 
~2 [ !(tk), 
k 
TON' 
k 
TFl ] = 0 (15 ) 
In discontinuous operation, a third condition is added which detects the 
time instant at which the inductor MMF is reduced to zero: 
sl [ !(Tk), 
k 
TON' 
k TFl , 
k 
T F2 ] = 0 (16) 
[ !(tk), T
k
. 
k 
s2 ON' T Fl ' 
k 
TF2 ] = 0 (17) 
~3 [ !(tk), 
k 
TON' 
k TF1 , 
k 
TF2 ] = 0 (18 ) 
Equations (9) to (18) thus represent exactly the nonlinear switching regulator 
system. Starting with an initial state, the equations can be used. to compute 
recursively the state vector! for all succeeding time instants exactly with-
out any approximation. 
Notice that in this analysis method, the complete switching-regulator 
power and control circuits are treated as a single entity in the formula-
tion of equations (1) to (3). There is no deliberate division among the 
power stage, the analog- and the digital-signal processors. 
Direct application of this exact ana1ytical basis for time-domain 
simulation is rather straight forward from a theoretical viewpoint. How-
ever, the numerical complexity involved and the need for a more readily-
defined means of assessing the"various control-dependent performances 
such as stability and audiosusceptibility have provided the impetus for 
many methods of linearization and approximation to branch out from this 
common basis. These methods are described next. 
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4.3.2 Discrete Time Domain Analysis Description 
The discrete time domain analysis starts essentially with the common 
una1ytica1 basis describ~d in the previous section. The entire regulator 
is treated as a single entity. Subsequent to the formulation of equation (9) and all the attendant threshold conditions, the following steps are 
followed to facilitate the control-dependent performance evaluation: 
(1) Numerically Seek the Equilibrium State: 
In steady state, eq. (9) can be written as: 
X* = tli X* + DU (19 ) 
The tli and 0 matrices can be computed for a given TON' TF1 , and TF2 . Using the initial approximations for TON' TF1 , and TF2 obtained from given 
system input/output conditions (19), and substituting them into eqs. (9) 
to (18) as appropriate, an approximate steady state X* is obtained. Using 
X* as an initial setting, Newton's iteration method is emp'loyed to solve 
for the equilibrium state, during which eqs. (9) to (18) are computed con-
tinuously in the iteration process until a certain specified state-matching 
condition is satisfied. For example, the condition can be defined such 
that: 
< E: (20) 
when E: is an arbitrarily small number. 
(2) Linearize the Discrete Time System 
Equation (9) is nonlinear because the matrix tli is a function of the 
time intervals T~N' T~l' and T~2' which are all functions of the system 
state !(tk) by virtue of the attendant threshold condit,ion (14) to (18). 
The nonlinear equation is rewritten as: 
(21) 
For a constant Q, equation (21) is linearized about X* as: 
(22) 
where 
'I' = 211 aX 
- X* 
(23) 
23 
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is a (nmn) matrix. The partial differentiation df/d! can be performed 
analytically if the problem is simple. Otherwise, it must be computed 
numerically through the difference quotients. 
(3) Stability Analysis 
Once the matrix '¥ is conceived for the linearized system, its eigen-
values are evaluated. The linearized system, as represented by eq. (22), 
is stable if and only if all the eigenvalues of '¥ are absolutely less 
then unity, 
I Ai I < I i = L .... n (24) 
Changes of eigenvalues as a function of system parameters can be plotted 
in the complex Z-p1ane. Locations of eigenvalues in the Z-p1ane indicate 
not only the stability but also the system transient behavior, i.e., 
damping and rapidity of response. 
(4) Audio Susceptibility Analysis 
The audiosusceptibi1ity ana1ysis deals with how a small sinusoidal 
disturbance of the dc supply voltage Ei affects the regulated output voltage 
Eo' The audiosusceptibi1ity of the regulator is, in essence, the regu1a~orls 
closed-loop input-to-output transfer function. If E. becomes time",varying, 
.' 1 ; but sufficiently slow so that the input voltage can be considered essent-
ially constant over a switching period, then eq. (21) can be linearized 
about the previously-defined equilibrium state !* and the nominal dc input 
voltage Er as: 
where 
and 
r=2.f. I de· 
, X*, E I 
, 
J 
(25) 
. (26) 
(27) 
'. 
r 
~-
I 
that is, the time varying Ei(t) now contains a dc component Er plus a 
small ac component oei(t). The output voltage Eo can be expressed as 
where C is a constant (lxn) row matrix. Applying Z-transform to 
eq. (25), one has: 
(29) 
The frequency-domain audiosusceptibility transfer function can be derived 
after replacing Z by ejwTp and combining eqs. (28) and (29), 
IS eo (jw) 1S~(jW} 
1S~(jW) lSe i 
= 
(30 ) 
4.3.3 rmpul$e-Function Analysis Description 
In this -analysis, the three general control blocks shown in Figure 1 
are treated as three separate entities. During one cycle of switching 
operations as illustrated in Figure 2(8), the regulator power stage can be 
represented by equations (1) to (3) of the previous section, namely: 
X = F1 X + Gl U during TF1 
X = F? ! + G2 U duri n g T F2 
X = F3. X + G3 U during TON 
(31) 
(32) 
(33) 
The difference between equations (3l) to (33) and equations (1) to (3) 
of the previous section is that the Fls, the GiS and the X now only contain 
power stage parameters. When the regulator is subjected to a small disturbance, 
the duty-cycle signal d(t} is modified as d(t}+6d(t}, shown as Figure 5. 
Such a perturbed duty-cycle signal can be idealized as an impulse tra1ns when 
the perturbation i~ vanishingly small. 
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A linearized discrete impulse response, which characterizes the 
small-signal behavior of the power stage about its equilibrium state, 
can be obtained if the output-voltage perturbation ~Vo(tk+n) due to a 
~d(tk) at the Kth cycle can be computed after n cycles of operation. 
The sampling rate is the switching frequency l/Tp' Analytically, one 
wishes to express the discrete impulse response g(nTp) in a closed f9rm 
as power-stage circuit parameters and operating conditions: 
~v (t ) g(nT ). 0 k+n (34) 
p ~tk 
Let the state trajectories for steady state and perturbed state be 
illustrated in Figure 6 as solid and dotted curve respectively. The 
instants of switching are denoted by a superscript "0" for the steady 
state, and by a superscript .. * .. for perturbed state. For a small duty-
cycle perturbation at K!~ cycle from t~ to tk, the perturbed state after 
one cycle of propagation is! (t~+l)' Using the closed-form solution /' 
of equations (31) to (33) which are similarly in form to those expressed /< 
in equations (4) to (6) of the previous section, one can then express / 
* 0 * ! (tk+l ) in terms of the t k. Sjnce the output voltage Vo can be expressed 
as: 
v • C X o /' (35) 
When C is a constant row matrix, the g(nTp) in ;fo(uation (34) can be 
obtained through the following vector ~if~erentia;;on 
, Cd! (tk+n)/ genT ) = * /Y-
P dtR / /~ 
Equation (36) can be shown to be the/following: 
~ 
(36) 
. 
g (n T p) = C~ n (T p) B (37) 
were 
B = (F3-Fl) XO (t~) + (G3-Gl) ~ (38) 
.' 
Eq:uation (37) thus characterizes the small-signal behavior of the 
regulator power stage exactly at the sampling instants following a duty-
'I 
cycle ~y.turbation ~d(t). 
)" 
,/10 forsqke the details between samples. an equivalent continuous linear 
iplpulse response g(t) can be obtained simply by substituting t = nTp in 
~quation (34). / 
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Such a transfonm ;s made plausible by the low-pass filter inherent 
in most regulator power stages. The continuous linear response get} 
thus characterizes the small-signal, low-frequency be~avior of the regulator, 
up to one-half of the switching frequency. Oncp get) is obtained, the 
corresponding frequency-domain transfer function'G(s) follows. 
The key to this linearizat'lon method is therefore, equation (34), which 
linearizes the nonlinear system by considering a samll-signal disturbance 
about its equilibrium state, thus allowing the exact portrayal of the 
regulator's small-signal behavior at the discrete sampling instant. The 
simplification based on a much shorter switching period in rel,ation to the 
output-filter time co~stant is then invoked to ,extend the response from 
di screte to continuous. " 
The foregoing presentation summarizes the essence of the impulse-
response frequency-domain analysis for the power-stage linearization. 
Details of mathematical manipulations and matrix fonmulations for both 
continuous and discontinuous conduction operations will be presented 
later. 
The power-stage frequency-domain transfer function G(s) is then 
complemented by the linear transfer function of the analog signal processor 
and the describing function of the digital-signal processor. The entire 
regulator is represented in block-diagram form, from which the regulator's 
\ 
control-dependent perfonnances can be analyzed. \ 
4.3.4 Average Time Domain Analysis Description 
The objective of averaging is to make a continuous system model out 
of the piecewi se-l inear discrete system. There exists v,arious averaging 
techniques combining the piece·w;sp. linear switching intervals. One is the 
"circuit-averaging approach [7,,17], in which equivalent circuits of 
i 
sw'jtched power stages operating il;] the continuous conduction mode are derived 
based on the effect of the duty cy'b,Jed,(t) and [l-d(t)] on the power stage 
parameters. Other methods consi st ~ generating the perturbati on of the 
ave~age current inJected into the o~4\ut circuit.' In conjunction with the 
output-circuit transfer function, the disturbance in the output voltage 
caused by a corresponding disturbance in the average current is then obtained 
[18,19]. 
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While the circuit-averaging method relies more on equivalence of 
circuit topology rather than analysis, it nevertheless provides not only 
the duty-cycle-to-output-voltage transfer function as does the current 
averaging method, but it also provides the converter input-to-output-
voltage transfer function, which is essential in evaluating the behavior 
of disturbance propagation involving the regulator input. Such important 
behaviors include the audiosusceptibility and the effect of input filter 
on. the stability and other control-dependent performances. 
To retain this advantage of enabling these dual transfer functions 
and to provide a unified analytical basis for both continuous and discontin-
uous-conducti on operations, the "state-space averagi ng" method was advanced 
by Caltech investigators, sponsored by a subcontract from TRW [8,9,20]. 
Details of this method are published in a companion report volume, NASA 
CR-135l72 . 
Similar to the previous approach described in Section 4.3.3, the 
method treats the power stage as an entity by iteself, in addition to the 
analog and digital-equal processors. The analysis starts with the formulation 
of basic equations (31), (32), (33) and (35), which contains only power-stage 
parameters. 
The objective of state-space averaging is to replace the state-space 
description of the piece-wise linear switched intervals of the switching 
cycle Tp by a single state-space description which represents approximately 
the behavior of the regulator across the entire period Tp' Using the 
continuous conduction case for example, equations (31) and (33) are averaged 
by summing the equation for intervals Ton and TFl multiplied by dl and d2 
respectively, when the d's are identified in Figure 2 (A). The basic averaged 
state-space model over a single period Tp becomes: 
! = (dlFl + d2F2) X + (dlG, + d2G2) ~ (39) 
(40 ) 
Justification of this approximatiOli is provided in Referene [8], i.e., 
it corresponds to that of approximation of the fundamental matrix e At=l+At+ ••. 
by its first-order linear term. It also coincides with the fact that the 
output-filter resonant frequency is much lowel~ than the switching frequency. 
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Once equations (39) and (40) are obtained. either analytical or 
ci rcuit averaging can b~ carried out to rea.l ize the averaged model. The 
-, 
analytical realization starts by assuming dl and d2 to be constant such 
that dl = D and d2 = D' = l-D, then the following linear system holds: 
where 
x = FX + G U 
" :;:: C X 
F = dl F 1 + d2 F 2 
G = dlGl + d2G2 
C = dlCl + d2C2 
,.. 
Perturbations u = U + u is then introduced to the linear system 
represented by equations (41) and (42) to cause x = X + ~ and 
,. 
(41) 
( 42) 
(43) 
y = ~ + y. Separation of the ac transfer function from the steady-state 
dc component gives: 
,. ,. .... 
x=Fx+Gu 
.... ,.. 
y = C x 
The line voltage transfer function thus becomes: 
y (s) = C (sI - F) -1 G 
.... 
u (s) 
(44) 
(45) 
(46 ) 
.... The time-varying duty-cycle is then expressed as d = D + d, with the 
corresponding perturbation x = X +~, y = y + y, and u = U + ~. ' 
Substituting these variations into equations (39) and (40), and making the 
" ,. .... 
approximations that u/U «1, diD «1, x/X «1, one has the following models: 
dc model: 
-1 -1 X = -F G U , ~ = -cA G U (47) 
ac model: 
...." ,. y = C x + (C, -C2) ! d 
(48) 
It is demonstrated [B,9J that through Laplace transform, these equations 
can be used to arrive at a common Canonical Model for all switching regulators. 
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The model offers a powerful design tool, as the input filters or 
other linear circuits are easily incorporated with the model and various 
control-dependent performances of different converters are readil.v 
compared. Expressed slightly different than the orjginal form [8,9] •. 
the canonical dual-input (line and control) transfer function model for 
the buck, boost, and the two-winding buck-boost power stages are given in 
Figure 7. With the dual input from line and control disturbance properly 
defined, it is rather straight forward to incorporate the source variation 
as well as the control signal perturbation from the output of the digital 
signal processor to conduct the control-dependent performance analysis. 
With the power stage modelled and with the linear analog signal 
processor routinely analyzed, the digital signal processor remains as the 
only non-linear block. Consistent with the low-pass nature of the output 
filter in relation to the switching frequency, the digital-signal processor 
is linearized through the describing-function technique. The technique is 
briefly discussed next. 
Assuming the input to the digital signal processor is: 
VA (t) = A Sin wt (49) 
and then output of the digital signal processor, d(t), can be 'expressed 
by its Fourier series: 
d(t) = D + alS.in lilt + blCos I.IIt + ••• (50) 
By' definition, the describing function of the digital signal processor is: 
(51) 
Thus, by neglecting the higher harmonics of d(t) and seeking only its 
fundamental component, the non-linear digital signal processor is represented 
by a linea," describing function, with gain (a12+b1
2)0.s and phase 
tan-l(b,/al)' 
The representation can be combined '~;it;1 the canonical power-stage 
model and the linear analog signal processor to characterize the behavior of 
a complete switching regulator. 
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TYPE M(O) E fl (S) 
BUCK 1 V 1 0 [f 
. 
BOOST 1-0 V I-S~ R 
TWO 
WINDING 1-0 V IRe +Sle 
o R BUCK 0 or 
BOOST 
o = 0 uty Cycle 
V = Output Voltage 
l = Output Inductor 
N = Primary Turns p 
Ns = Secondar~ Turn!; 
J 
V. 
R 
V. 
1-0)2R 
V 
0-0)2R 
F-P . 
f2(S) l' Re Z H I e i 
1 l Rs ZF HF 
J 
1 l Rs ZF HF 0-0)2 0-0)2 
l Rs N 2 Ns 1 (N s~ ZF 0-0)2 O-O)~ N HF 
P P 
R = Output load Resi stance 
Rs = Inductor Winding Resistance 
ZF = Output Impedance of Input Filter 
HF = Input Filter Forward Transfer Function 
.-
Figure 7 ~ual input transfer function for three basic Dower stages . 
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4.3.5 Discrete Time Domai·~~Si;~tiOn~DeStripiiofl--·m-""~ -
Switching regulator linear models derived from the afore-described 
techniqeus are applicable to small-signal analysis only. The reason for 
such a restriction stems from the fact that both the power stage and the 
digital signal processor are linearized about the system equilibrium 
state for a given fixed duty cycle d(t} = D. When a large-signal disturb-
ance is introduced, either through a large step change in line or in 
load, the duty cycle varies during the entire transient until the new 
equilibrium state is reached. The time-variant duty cycle renders the 
small-signal models powerless. 
Another restriction on the previously described techniques is that 
they cannot handle the transition between the continuous and discontinu0us 
conduction in a given analytical effort. However, a large signal transient 
(e.g. a step load change) often can cause the pre-and post-transient 
states to be in different conduction modes. Such a transition again renders 
the small-signal model powerless. 
In addition, other control input signals such as those provided by the 
peak current.sensor, the saturation effect of the power stage inductors as 
well as the analog-signal-processor operational amplifier, may play 
important roles in large signal transients. Such non-linearifies, in a 
higher-order time-varying practical regulator system, can only be effec-
tively taken into account through computer simulation. 
There are many established simulation programs based on either 
topology input (ECAP, SCETPRE, SPICE) or block input (CSMP). Although 
it may not be necessarily evident from the user's viewpoint, these 
programs are based directly on the time-domain equations that are gen-
erate~either from the input topology by the computer, or by the user. 
Consequently, the exact discrete time-domain system equations, presented 
previously in equations {l} to (18) prior to any linearizatiton effort, 
serve conveniently as the natu~al basis for conducting the discrete time-
domain simulation. An advantage of employing these formulated equations 
for simulation is its cost-effectiveness due to the following reasons: 
1) The state transition is already formulated in matrices form 
thus saving computer compilation time·. 
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2) For each switched interval within one operating cycle, the 
system is linear'. Thus, a large fraction of the time 
period (including unity) can be specified as the step 
interval of calculation during steady-state or transient 
operations. Otherwise, because of the low system damping 
and the switching discontinuity, very small integration 
steps may be needed. 
3) In certain simple cases, the constant state transition 
matrices. and 0 can be evaluated in closed form, thus,' 
allowing the steady-state to be converged to much more 
rapidly. 
Consequently, based on equations (4), (5) and (6), the system state 
can be propagated by the state transition matrix .1(T} and the input 
matrix 01(T) until the time period TONk has elapsed due to the threshold 
condition (14), where T< TONK is the time period used in each computation. 
Subsequently, a new state transition matrix ~2(T} and input matrix D2(T) 
are employed to propagate the system state. If the system operation 
dictates a zero-conduction interval, matrices ~3(T) and 03(T) pre invoked 
until the Tonk of the next cyc1e'starts. If discontinuous conduction is 
not encountered, .3 and 03 are by-passed, and from ~2 and 02 the system 
propagates back to ~1 and 01. It is through this propagation that 10ng-
duration transient and steady-state operations are simulated. 
4.3~6 Methodology Comparisons 
Having presented the major analysis/simulation methodologies, a 
sunmary comparison is in order. These methods all start wit~ the piece~ 
\'Ii se 1 inear state-space system formul ati on and thei r closed-form sol ution 
in terms of state transition and input matrices. They differ only by the 
means through Which the linearization of the non1in,ear system is achieved. 
In the discrete time domain analysis, the system equilibrium state is. 
numerically evaluated and linearization about the equilibrium is achieved 
by performing the partial differentiation af/a! numerically (or analytically, 
for simple problems), where the function :'f:' relates' ! (tk+l ) tb X (tk) 
in the equilibrium state. The linearization treats the compl~te switching 
regulator as ·a single entity. For most practical applications, a digital 
computer is used to carry out the detailed numerical analysis. 
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In the impulse-response analysis, the nonlinear power stage is 
linearized about its equilibrium state by idealizing a perturbed duty-
cycle signal ~tk as an impulse train, and by calculating the correspond-
ing output-voltage perturbation AVO (tk+n). The linearized power stage 
model, g(nto) characterizes the small-signal behavior of the regulator 
exactly at the discrete sampling instant at a sampling rate l/Tp' 
Assuming the system response is much slower than the sampling rate, the 
continuous time-domain is achieved simply by letting nTp = t, from which the 
frequency domain transfer function G(s} follows through s = jwt. A 
closed-form d(t)- to-AVO power-stage transfer function is thus obtained by 
invoking a simplifyil)g assumption at the end of a complicated derivation. 
Additional frequency-domain transfer functions are needed for the analog 
and di gi ta 1 signal processors to fad 1 i tate the complete regul ator cont ro 1-
loop analysis. 
, In the average time-domain analysis, the simplifying assumption for 
the power stage is made at the outset of the derivation. An averaged 
state-space representation for a complete switching period Tp is 
formulated. by simply summing the state-space representation of ,the individual 
switched interval Ti properly weighed by the corresponding time ratio Ti/Tp' 
Linearization is accomplished through simple perturbation of the averaged 
representation. Small-sig~dl power-stage models can be obtained either in 
analytical form or in circuit form. Again, transfer functions for analog 
and digital-signal processor~ are needed to complete the control-loop 
modeling and analysis. 
No linearization is needed in the discrete time~domain simulation, as 
the disturbance in the nonlinear system is allowed to simply propagate through 
the state-transition matrices corresponding to One switched interyal until a 
specific threshold condition for that interval is reached, upon which the 
disturbance propagates to the next switched interval of different state-transition 
matrices. 
A concise comparison of the merits and limitations for each of these ana-
lytical approaches is given in Table 1. These approaches, along with analysis 
examples, will be presented next. 
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Table 1: Merits and Limitations of Analytical Approaches 
ANALYTICAL ~ 
APPROACH MERITS LIMITATIONS 
• Most accurate small-signal • Basically a numerical apw stability analysis proach. No closed-form 
• Can treat both conduction
c \insight can be gained. 
in a single comput~r • A circuit topology change 
DISCRETE subprogram would require new equation 
TIME DOMAIN • No need to separate a re-
fOf!T1ul ation. 
ANALYSIS gulator into f~nctional • No convenient test verifi-blocks. cation (e.g., Bode Plot) 
• leads directly to discretE 
for stability analysis. 
time domain simulation. 
• Seem to provide a more • Need to separate regulator accurate power-stage tran~ into functional blocks. 
sfer function at high 
• Closed-form power-stage IMPULSE frequencies (>10% .. of 
RESPONSE swi tchi ng frequency) than representation does not incorporate input filter ANALYSIS the average time-domain easily. analysis . 
• No input line disturbance transfer function is 
available. 
• Gain insight readily to • Analytical results lose enhance control loop de- accuracy beyond 15-20% 
sign. of switching frequency: 
8 Performance analysis May not be entirely satis-
skill resides in most factory for multiple-loop 
AVERAGE designers. regulators with high band-width. TIME DOMAIN 
• More cost-effective for ANALYSIS complex system with • Need to separate a regulator 
multiple outputs. into functional blocks, thus necessitating the derivation 
• Provide both line and of describing function for control transfer functioru digital~signal processors. 
thus allowing the power 
stage model to be incor-
porated in a larger 
system. 
• The only approach that • Simulation effort gains DISCRETE can handle large-signal no insight when not support-
TIME DOMAIN disturbance such as re- ed by analysis. 
SIMULATION gulator start-up and 
sudden line/load changes 
< < 
_~ __ .~_ .. ',~ ...... __ .... _~~..... ~~----""""'..-.......li._< _'~, ________ ~_~ __ _ 
i 
" 
t:-· " , 
t 
I 
' . 
. 
: I 
: 1 
, . 
i ~ 
4.4 DISCRETE TIME DOMAIN ANALYSIS AND EXAMPLES 
In this section, a step-by-step analytical procedure for performing the ~ , discrete time domain analysis is first outlined. Several examples are given as applications of this procedure. The examples are designed to demonstrate the merits and limitations of this particular analytical approach. 
4.4.1 Step-by-Step Analytical Procedure 
The following five basic steps are involved with the discrete-time domain stability analysis: 
Step 1: 
Step 2: 
Step 3: 
Step 4: 
Step s: 
State space system representation 
Nonlinear discrete state transition representation Solution of equilibrium state 
Linearization about equilibrium 
Eigenvalue stability analysis. 
Additionally, audiosusceptibility analysis can be performed by Z-transform, of the linearized time-varying system and by replacing Z with jwTp where Tp is the time interval of one switching period. 
4.4.2 Example 1 Stability Anal.}ls;s of a Multiple-Loop Controlled Buck Regulator Operating in Continuous Conduction Mode with a Constant TON Duty Cycle Control 
A buck regulator with input Ei and output Eo is shown in Figure 8. The power circuit of the regulator consists of power transistor Q, power diode D, inductor L and its winding resistance RL, Capacitor C and its ESR RS' and load resistance R. The control circuit employs three feedback control loops. Loop senses the converter output voltage and compares it with referenceER to gen-erate a dc error. Loop II sensing the ac voltage across the inductor [:10,11] serves two functions. In addition to generating an ac error signal which combines with the dc error to serve as the composite small-signal amplifier input, it also produces a large-signal triangular ramp by integrating the steady state rectangular inductor voltage. This, ramp, upon intersecting the threshold level ET, actuates the Digital Signal Processor (DSP), which in turn controls the on-off of power switch Q. In this example, the control is 
• ~.~ .lOl"-' such that the ,on time TON is fixed. Loop III containing capacitor C2 is needed to improve the dynamic response of the regulator. 
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4.4.2.1 State Space System RepresentatioQ 
It is apparent from Figure 8 that the system has three states: the 
output voltage eo' the inductor current i, and the output voltage e
c 
of 
the integrator amplifier . 
\ di 1 ( R .) - = - e. - e - 1 dt Lo 1 0 0 
eo 
eo = RS ( i - - ) + v RL c 
The input voltage ei is defined as 
e. = 
1 
. Eo duri ng T off 
The integrator amplifier output voltage e
c 
is: 
ec = KdER +1t[RK~ (ER-eo) - RnC (ei-eo) - ~2l eo] dt t 3 1 4 1 
o 
Thus, 
• (n Kd) C2 • Kd n 
ec = R4Cl - R3Cl ' eo - Cl eo + R3C, ER - R4C, ei 
Substituting (5S) into (S8), and defining 
(S2) 
(S3) 
(S4) 
(56) 
(58) 
(S9) 
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One has 
Let 
1 
f 11 = Co (RS+RL) 
RL 
1 
- L' 
o 
o 
o 
o 
Xl 911 
X2 + 921 
X3 931 
R 
f - 0 22 - L 
o 
.• /' 
o 
o 
n Kd C2 C2RSRL 
f31 = R4Cl - R3Cl + oC1Co(RS+RL) + C1Lo(RS+RL) 
C2RoRSRL. RL C2 
f32 = C1Lo(RS+RL) -C1Co(RS+RL) 
RSRL 
9 - 1 21 - L 
o 
n C2RSRL 
931 = - R4Cl - C1Lo(RS+RL) 
Kd 
932 = R3Cl 
u = [::J 
Equation (60) can now be written in compact form as: 
, 
X = F X + G u 
- -
[::J 
(60) 
(61 ) 
; 
~ ,-
(62) 
(63) 
(64) 
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where F and G are the respective matrices ip~60). This equation is the 
.' 
state-space system representation of the ,regulator shOwn in Figure 8. 
4.4.2.2 Nonlinear Discrete State Transition Representation 
The solution to (64) is given by: 
~(t) = e(t-to)F ~(to) +~ e~t-.)F G ~ (.)d. 
to 
Ors since ~ is piecewise constant, 
where 
T ~(tk+T) = eFT ~(tk) +,eFT r~ e-FSdS]rG ~ (tk) 
o 
Define the following matrices: 
4>(T) = eFT 
, 
, iT D(T) = eFT 'e -FSdS G 
o I 
Equation (66) becomes 
(65) 
(66) 
(67) 
(68) 
The 'value of ~(tk) depends on the state of the switch Q at time t~. Note 
that matrices ~ and D are only functions of the time step T whose maximum 
permissible value is either Ton or Toff ' depending on the state of the 
switch at t~. 
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Defining 
~ = [:R] and .!!1 = [::J (69) 
, 
.. 
It follows from (68) that 
(70) 
where T~ff is a function of ~(tk) described implicitly by the threshold 
condition: 
Note that given any initial state ~(to)' equation~ (70) and (71) can be 
used to compute recursively the state vector ~(tk) for all future time 
instances t k. Note that this discrete state transition representation 
is nonlinear, due to the dependence of T~ff on the state ~(tk) ,via (71). 
4.4.2.3 Solution of Equilibrium State 
The approximate solution is employed as an initial set toward solving 
for the ~xact state through Newton's iteration method. The approxmate 
time intervals, Ton and Toff ' can be easily determined through regulator 
volt-second balance in the output inductor a~d the input/output energy 
equilibrium [21J. In the approximate steady state, equation (70) can be 
wri tten as 
where the ~ and D matrices can be computed for a given set of Ton and 
Toff . If the matrix (I - I) is non-s1hgular, equation (72) alone is 
sufficient to solve for: 
.. , 
_. _ .~ ....... ~-..: __ .............. ~ .• ,.dlljU"Iy-... ",.!,..""" .~........:a.:_ .. ~, .. ..! .. ~~_ .. _._-....._~:..-, . .:..- ____ .•. _. __ :'_'_' .• ~_ 
(72) 
(73) 
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However, (I - ~) is singular in many cases, and eqs. (71) and (72) are 
required to solve for i*. With this ~_* as the initial setting, equations 
(71) and (72) are iterate1.v computed until a certain specified matching 
condition is met. The condition can be defined as 
I n 2 ~ i~l [ xi(tk+l ) - xi{tk)] < € (74) 
or 
(75) 
where € is an arbitrarily small positive number. 
4.4.2.4 Linearization About Equilibrium 
Regarding stability of the discrete time nonlinear system, one may 
consider two approaches: (1) Dete~mine stability-in-the-large, and (2) Determine 
stability of the equilibrium solution. Attempts of relating stabi1ity-in-the 
-large to the contraction mapping/fixed point theorem [22] to solving eqs. (70) 
and (71) were unsuccessful, so had attempts of using the second method of 
_ Liapunov [23, 24]. Establishing the stabi1ity-in-the-1arge is therefore 
reserved as an effort for digital simulation. Of more importance at the 
moment is to establish stability of the equilibrium solution, which will be 
accomplished by linearization. about the equilibrium state~. Let 
then, 
where 
"" (t \ lI' ~ .. (t' ') 9 X -k+1J ~ T 0 ~ k 
~ = ~(Ton) ~~ [ ~(T~ff) ~(tk) + D(T~ff) ~ ] I 
x* 
(76~ 
(77) 
(78) 
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The above partial derivative is computed numerically by using different 
quotients. Let 
Then, 
fl(xi + ~xl) - fl(xi) fl(xj + ~x3) - fl(xj) 
. . . 
af 
~xl ~x3 
= ax 
• 
x* f 3(xi + ~xl) - f 3(xi) 
. . . 
f 3(xj + ~x3) - f3(xj) 
~x3 ~x~ 
.... 
The increments t.xj were taken as: 1 ~ of the value of xj , i. e. , 
~xi = 0.01 
4.4.2.5 Eigenvalue Stability Analysis 
x~ 
J 
(79) 
(80) 
(81) 
The system is stable if all eigenvalues Ai of , in eq. (78) are absolutely 
less than unity. The eigenvalues are evaluated by a digital computer, and 
changes in the eigenvalues as a function of system parameters can be plotted 
in a ~omplex plane. The eigenvalues correspond to the roots of the system. 
Existing relationships between root locations inside the unit circle and corres-
ponding system response times and damping are well known from Z-transform 
analysis of linear discrete time system. [25,26] 
For nominal regulator parameters as listed in Table 2, one expects to 
obtain three real and positive eigenvalues less than unity, since it is known 
from the actual regulator breadboard tests that the system was stable, and 
that the transient decay after a disturbance nonoscillatorily. Computer re-
sults ascertained the stability, where the three eigenvalues obtained are 
shown as follows: 
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Symbol 
E. 
1 
E R 
ET 
Ro 
Rl 
R2 
R3 
R4 
R5 
RL 
Co 
C' 1 
C2 
Lo 
n 
, .TON 
Table 2 Nominal Regulator Parameters 
Parameter Units 
--
--
Supply Voltage volts 
Reference (Desired Output) Voltage volts 
Integrator Threshold volts 
Inductor Series Resistance ohms 
Part of Output Voltage Divider ohms 
Part of Output Voltage Divider ohms 
Op-amp DC Input Resistor ohms 
Op-amp AC Input Resistor ohms 
Series-Equivalent Resistance of Co ohms 
Lead ohms 
Output Filter Capacitor llF 
Op-amp Feedback Capacitor pF. 
Lead Compensation Capacitor J.1F 
Output Filter Inductor/Transformer llH 
Transformer Turns Rate n2/n1 --
' On Time llS 
1 
Value 
30 
20 
8 1 , 
0.015 I j 
i 
28.7K 
'1 
il 13.5K JJ 
'.11 
.1OK 1 i ~ j 
lOOK :1 
0.077 Il 
i 
\ 10. , \ 
300 
2200 
0.022 
, 
'250 
0 .. 65 
30 
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Al = 4.ll76E-Ol + jO 
A2 = 9.5654E-Ol + jQ 
A3 = 1. 9027E-15 + j 0 
Note that A3 is for all practical purposes equal to zero. This is because 
the incremental voltage oec can be shown to be essentially a linear com-
bination of oi and oeo' The zero eigenvalue should, therefore, cause 
no concern, as it is clearly less than unity. 
Since the objective of this example is to demonstrate the basic analy-
tical steps from state-space system formulation to eigenvalue stability 
analysis, other related analytical topics developed in the MAPPS program 
for the regulator shown in Figure 8 are not presented here. These topics 
include the following: 
I The analytical determination of t and· D matrices in closed-
form. 
I The root loci of the linearized system as a function of 
key system parameters .. 
I The calculation of audio susceptibility analysis through 
Z-transform. 
I The transient behavior caused by supply-voltage step changes. 
Analytical presentation on these topics can be found in Appendix A [2], 
which becomes an integral part of this report. 
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4.4.3 
In this example, the same analytical procedure illustrated in Example 1 
is applied to a different power circuit (boost regulator) operating in a 
different conduction mode (discontinuous), thus helping to demonstrate the 
unified nature of the discrete time-domain analysis. The analysis and the 
significant results are elaborated in Appendix B, which becomes an integral 
part of this report . 
An interesting note concerning the stability result is that one eigenvalue 
is equal to zero for discontinuous-conduction operation. The zero eigenvalue 
indicates that the order of the system is reduced by one, which confirms 
findings elsewhere [5, 6]. The phenomenon can also be explained from a 
circuit viewpoint. The inductor current is always reduced to zero after a 
small perturbation; it therefore, can no longer constitute a state variable 
since its secondary condition is no longer free. 
An audiosusceptibility analysis is also performed in this example. The 
performance is found to be a function of the regulator loading; it improves 
as the load becomes lighter. This phenomenon is quite different from the 
continuous-conduction operation, where the audio performance is essentially 
independent of the load. 
4.4.4 Example 3 - A Buck Regulator Discrete Time-Domain Analysis 
Subprogram Contain~ng Both Continuous and Discontinuous 
Conduction Modes. 
Either through light-load operation or through design intent, the 
discontinuous-conduction is generally an inevitable mode of operation. It 
is thus desirable to have an analytical approach, through which a composite 
computer program can be developed to incorporate both continuous and discontin-
uous conductions. The objective can be achieved through the afore·described 
discrete time-domain analysis. The objective of this example is to demonstrate 
the practicality and the utility of such a program. 
4.4.4.1 Continuous Conduction Mode Analysis 
USing the analytical procedure outlined previously, analysis of a con-
stant-frequency buck regulator operating in continuous conduction is given in 
Appendix C. 
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I The regulator used for analysis is the sameone shown in Figure 8, 
I except that for this example a constant-frequency instead of constaht-Ton 
duty cycle control is used. The nominal circuit parameters are identical 
to those given in fable 2, w~th a constant period of 30 micrOseconds. 
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4.4.4.2 Discontinuous Conduction Mode Analysis 
Analysis of discontinuous conduction mode is presented in Appendix 0 
for the same circuit operating at lighter load condition. 
4.4.4.3 A Composite Computer Program 
A computer program, "MBUCK", combining the composite analysis presented 
in Appendices C and D is generated. The complete program listing is given 
in Appendix E. 
For a given line and load condition, the main program first detects the . 
inductor-current conducti on mode.. The appropri ate subroutine for the operat-
ing mode is then entered for numerical computations. The following features 
of this program are noted: 
• The program is able to handle automatically the transition 
between the two operating modes due to a large step load 
transients. 
• The program numerically identifies the "jump" phenomenon 
frequently observed in regulator breadboard perfonmance 
when an unstable constant-frequency continuous~conduction 
- . 
operation (when duty cycle is above 0.5) suddenly becomes 
stable when a linejloadchange results in .a discontinuous 
conduction. Numerically, the phenomenon manifests itself 
by a sudden change of one eigenvalue from IAI>1 to A=O. 
• The audio susceptibility and line transients can also be 
analyzed for both operating modes. 
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4.4.4.4 Define Users Interface Reguirements 
The philosophy here is to make the program "easy to use" by minimizing 
the necessary knowledge a user needs to know to run the pt"ogram, and at the 
same t.ime, maintaining the programming flexibility. The user interface is 
therefore the conversational type presented in "Question and "Answer" form. 
A sample of the conversation types is presented here: 
(1) 
(2) 
(3) 
(4J 
( 5) 
(6") 
(J) 
(8) 
[ GET ~ "lBUC~. 
[ RUN:=< ~ I =f·lBUO.: 
[ U;O 
EtHER" STOP ,. TO n I :SCDt'H I t'UJE PAS, OTHERI .•. I I SE .. t·m" 
? t·j 
DO 'r'OU 1.lfUn TO CHAr'~':;E .. PAF.'AM" '? C.... OF.: t·O 
'? r·t 
DO ' .... OU I •. IANT TO CHAt'i6E .. COMP"? ("f' OF.: t·O 
'f" r·t 
IIO 'lOU 1, • .IArH 't'lAf:1.t;:kJS.r-':r (",., OF.: t·n 
',' t'j 
DO YOU WANT STABILITY ANALYSIS? (Y OR N) 
? t·t 
DO ''{OU 1.lfftH F'OOT LOCUS flr·tAL')'· SIS'?: C.... OF.' ~n 
? t-i 
DO 'lOU I,.JAN r RUn I 0 At·tAL .... '::=;: 1:5:-;" ( ..... , t·n 
" n 
110 (OU 1 .•IArn TF'Ar'~ S I ErH Ar'~AL "1"::;' I S? 0: ..... ~ to 
Statement (1) enables the user to continuously perform the analysis of 
the "MBUCK" program. Statement (2) allows a user to input various circuit 
parameter values or change certain values used in the previous run. The 
user also' has the option to change computational parameters in Statement (3), 
such as certain convergence error or maximum number of iterations to achieve 
a convergent solution. In Statement (4), a user can ask a list of all the 
parameter values entered into or stored in the St~tements (2) and (3). State-
ments (5) through (8) allow a user to access various performance analyses such 
as stability, root-locus, audiosusceptibility and transient response. The 
user can respond to these questions simply by typing Y for Yes and N for No. 
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4.4.5 Summary Remarks on Discrete Time-Domain Analysis 
The foregoing examples have deomonstrated certain inherent merits and 
limitations concerning the discrete time-domain analysis: 
• For a given design, it provides the most accurate small-
signal stability analysis through eigenvalue calculations. 
• The root loci of eignevalues as a function of a certain 
control parameter give a vivid account of the dependence 
• Of stability on that parameter, although the numerical para-
metric display can seldom match the insight gained through 
-.. 
analyticall-6 derived closed-form relationships. 
• By treating the complete regulator as a single entity, it 
is particularly applicable for high-bandwidth multiple-
loop controlled regulators in which the power stage, the 
analog signal processor,· and the digital signal processor 
are intimately related without distinct functional divisions. 
• .It treats both inductor-current conduction modes readily in a 
single analysis program. However, a design change, particu-
larly a change involving the addition or ,re-orientation of 
a state variable, would reqire the reform of the entire non-
linear system formulation. Consequently, it is perhaps best 
suited for regulators where the design has been standardized. 
• It leads directly into a cost-effective discrete-time domain 
simulation, which can handle the stability-in-the-large. 
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4.S IMPULSE-FUNCTION ANALYSIS AND EXAMPLES 
As described previously in Section 4.3.3, impulse-function techniques 
can be employed to derive accurate models for buck, boost, and buck-boost 
regulator p'0wer stages operating in continuous and discontinuous inductor-
current conductions. In this section, a discontinuous-conduction buck 
regulator power stage is used to demonstrate the methodology of the impulse-
function analysis, from which the analysis is generalized to include all 
three power stages in both modes of operation. A numerical example is then 
given for a complete regulator including analog- and digital-signal pro-
cessors as separate entities. Summary remarks are made to conclude the 
section. 
4.·S.l Example 1 - Discontinuous-Conduction Buck Regulator Power Stage 
Modeling Based on Impulse-Function Analysis 
Three circuit topologies are presented in each operating cycle. 
Figure"'9{A) to 9(C) correspond to the TON , TFl and TF2 interval, respec-
tively. A duty cycle control signal d(t) and the corresponding input 
v~.:i.:ta(\,~ VD(t) to the output filter are shown in Figure 10(A)'and 10(B). 
Each TON is initiated by a constant-frequency clock, and the signal d(t) 
only controls the time interval TON. Note that VD(t) during TF2 is the 
time-depe'ndent output voltage vo' which is not treated as a constant in 
th~ .. time-domain analysis. 
The buck re~ulator power stage has two state variables, iL and ve. 
Duri n9 T~l ' 
RSRL RL 
[::l xl Lo (R5+RL) - Lo(RS+RL) = RL 1 x2 - Co ( RS+RL) Co (RS+RL) 
[ fTl fTZ] [Xl} ~ 
f21 f22 x2 
(82) 
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:CO 
Figure 9 Power Stage Topology during (A) TON' (B) TF1 , and (G) TF2" 
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Duri ng T~2 
o o (83) 
o -1 
During T~N 
Xl 
= + EI (84)' 
1 o 
Eq~ations (82) to (84)are represented by (85) to (87), respectively 
for matri x representati on. 
x = Fl X 
(85) 
• F2 X X = (86) 
X = F3 X + G3 EI (8l) 
where Fl ;'F3 fj F 
=-
d(t) 
1t I 
I tk 
uO(t) 
(A) 
EI V 
k k rk ~ :rON T Fl ' F2 I (6) 
I 
tk tkl tk~ 
Figure 10 Duty Cycle Signal and Voltage Applied to Output Filter 
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Consider the small signal behavior of the converter about its equilib-
rium state is the same as a linear system. When the converter is subjected 
to a small disturbance, the duty cycle signal d(t) is modified as d(t)+~d(t) 
shown in Figure 5. Such a perturbed duty cycle signal can be idealized as a 
impulse train when the perturbation is sufficiently small. Since the small 
signal behavior of the converter is considered linear, the discrete impulse 
response of the linear system is equivalent to that of the continuous system. 
The discrete-time-domain model for the power stage can be derived if the 
state of the system subjected to a small perturbation at the end of T~n can be 
computed after n cycles of propagation. This concept can be elaborated by 
the state trajectories, shown in Figure 6. The superscripts "0" and "*" 
reoresent the stead.V state and the perturbed state, respectively. For a small 
disturbance at t*k' the perturbed ~:;tate after one cycle of propagation is 
. 1 
represented as !(tk+l ). 
The first step toward developing the discrete-time-domain model is to 
find: 
(88) 
To do so, the solution of the piecewise-·linear system equations (85} to (87) 
are given as the following: 
)(*(t~l) = ~Ht~l - tk} !*Ct*k} 
!*(t~2) = ~2(t~2 - tk1)x*(tk1 ) 
!*(t~+l)= ~3(t~+1) - tk2l !*(tk2 ) 
4>3(-S)dS G3 Ei 
(89) 
(90) 
(91) 
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where ~i for i = 1, 2, 3 are the state transition matrices. Applying 
the chain rule, equation (88) can be written as: 
. i 
dX*(t~+l) dX*(t~+l) dX*(tO ) dX*/~o ) 
= 
- k2_ - \ I.kl (92) ~ 
* dX*{tO ) dX*( to ) * dtk 
dtk k2 - kl 
" l 
I~ 
i 
I 
Equation (92) can be computed by performing each individual differentiation. 
The result is Dresented here. 
!-
] I 
* i 
The condition which determines the time instant tkl is when the inductor current II 
Xl reduces to zero. i.e., 
where 
Cl = [1 0] 
r . 
r The following expression can be simplified. 
l+(F1-F2) X (t~l) -Cl * • 1-(Fl-F2)r~olC1Ic..tJl r~ol 
. 'Cl Fl ~ (tkl ) t ~ "'l' ~ ~ 
, 
, ~ 
(94) 
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Equation (931 then becomes 
The transition matrices ~3(TON)' ~2(TF2) and ~1(TF1) are computed. 
where 
~22 
and 
... 0 
a = -f 'F2 + (To +To )/T 22 r ex ON Fl P P 
(95) 
(96) 
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The eigenvalues of the matrix shown in (96) are computed 
However, due to the nature of the problem 
(97) 
Therefore, 
This is a very interesting finding ... It says that the power stage in 
di.scontinuous operation behaves as a first order s'ystem even tho"u~h there 
exists two energy storage elements. 
The perturbed state after n cycles of propagation can be expressed as 
Since: 
Employing (95) and (99) , equation (98) can be reduced to! 
It can be shown that: 
~(Tp)n = e-anTp (~ +~ )"-1 [~11 
11 22 ~21 
<l>12J 
~22 
(98) 
{99) 
\ 
(100) 
(101 ) 
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Since 
where 
V = C X o 
(102) 
The impulse response of the linearized discrete system can be 
represented by 
t.v (to ) 
g(nTp) ~ 0 k+n = C ~(T )n G E 
t.t* P 3 I 
k 
In order to approximate the above discrete linear system by a continuous 
linear system one can substitute t = nT into (103). 
= Cll~11+C12~21 :r e-[a- +- In(~11+~22}]t 
~11+~22----- Lo P 
(l04) 
where 
G 
-RS sin~rgN sin~~l +~ cos(~rgN-a)sin~T~l 
-sinwTgN sinwT~l + cos{wTgN-a}cos{wT~l-e) 
(10'5') 
1 1 (RL ) 2 1 . 0 . 0 0 0 
- r- ln ~ R +R r-c- [-slnwTON slnwTFl + cos(wTON-e)cos(wTF1-e)] p w L S 00 
(106) 
/ 
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Taking Laplace Transformation of the linear system (104), the fre-
quency-domain transfer function becomes: 
, (109) 
where G and a' functions of the switching frequency, the steady state 
T~n and T~l' the input voltage, and practically all power-stage circuit 
parameters. Despite the physical presence of both Land C, the power 
stage behaves as a single-order system, with varying gain and phase. 
4.5.2 Impulse-Function Analysis Extended to Other Power Stages With 
Continuous and Discontinuous Conduction Modes 
The analysis outlined in the previous section is extended to include 
the three most-commonly used converter power stages: the buck, the boost, 
and the buck-boost, operating with either continuous or discontinuous con-
duction. The duty-cycle-to-output-voltage discrete time domain models are 
then transformed into frequency-domain transfer functions representing the 
small-signal low-frequency characteristics of the regulators. The analy-
tical details of this effort is presented in Appendix F. Conclusions of 
the significant importance include the following: 
• All three regulator power stages behave as first-order systems 
in discontinuous conduction, as contrary to second-order sY$tem 
in condinuous conduction. The transition between the two oper-
ating modes is abrupt. 
• In discontinuous conduction, the gain and the corner frequency 
are both functions of the input voltage, the load, all power 
stage parameters, the switching frequency, and the on-off time 
intervals. In continuous conduction, however, the gain is only 
related to the input voltage and the duty cycle, and the corner 
frequency is dominated by the duty cycle and the output filter. 
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• The continuous-conduction boost and buck-boost t'egu1ators have 
only one conditional zero in the right half plane, which is 
a function of the switching period. This is different from 
resu1 ts previously obtained through "ciY'cuit averaging" [7], 
where each of the two regulators has a positive zero that is 
independent of the switching period. 
• The gain and phase of the power-stage transfer function differ 
significantly from those obtained through the "averaging!! model. 
Experimental data are closer to the impulse-function analytical 
result than the "averaging" counterpart. 
4.5.3 Example of a Complete Buck Regulator Analysis 
A buck regulator, shown in Figure 11, is designed to operate in 
the continuous conduction under norma1-to-heavy load and in the dis-
continuous conduction under light load. The regulator output is com-
pared with a reference voltage ER, the error signal is then sent through 
a lead-lag compensation network and an amplifier, both represented by 
Gc. The frequency domain model of the converter is shown in Figure 12. 
The transfer function Gc thus represents that of the analog signal 
processor, its characteristic is: 
(11 0) 
The digital signal processor, as illustrated in Figure 13, compares the 
error signal ve(t) with a fixed ramp A(t), where 
A(t) = A (t-nT ), nT < t < (n+1)T o s s - - s (111 ) 
where Ao = 6.25 x 104 volts per second is the slope of the ramp. The 
output of the digital signal processor is a unity pulse train, with its 
pulse duration governed by 
d(t) = 1 
= O. 
if 
if 
A(t) < V (t) 
- e 
A(t) > V (t) 
- e 
The digital signal processor has been characterized by the describing 
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A Buck Regulator 
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function in Reference [7], and is found to be: 
K =_1 
M Vp (112 ) 
Due to the circuit implementation, there is a delay Td from the signal 
d(t) to the power switch. For convenience, this delay is included 
as part of the digita1-signal-processor characteristic. The transfer 
function of the entire digital signal processor is therefore repre-
sented as 
The power stage transfer function for a continuous-conduction 
buck regulator has been derived in Appendix E as: 
1 + T S 
a Er 2 
S +2~L+1 
"2 wN wN 
where 
(113) 
(114 ) 
The power stage transfer function for a discontinuous-conduction buck 
regulator has been derived previously in equation (109). 
The combination of equations (109), (110), and (113) thus protrays 
the entire regulator in discontinuous-conduction operation, while that 
of (114), (110), and (113) protrays the same regulator in continuous. 
conduction. 
j 
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The circuit parameters for the power stage are: Lo = lmH, 
Co = 455~F, RC = 0.034 ohms, TS = 50~s, EI = 40V. The time delay 
Td is 8~s. The load resistance RL is taken as 6.7 ohms and 150 ohms for 
the continuous- and discontinuous-conduction, respectively. 
Figure 14 shows the Bode plot of the regulator in continuous-
conduction. The second-order effect of the output filter is apparent. 
Excellent agreements exist between analytical and experimental results. 
Figure 15 shows the Bode plot of the regulator in discontinuous-
conduction, from which the first-order effect of the output filter is 
verified. The first-order corner frequency is a function of all power-
stage parameters, the load, and the Ton and TFl intervals. The ESR of 
capacitor C , is noted here for its significant effect on determining 
o 
the low-frequency corner « 10Hz) of the first-order system. This is 
in contrast to the second-order system in continuous-conduction oper-
ation, where the effect of ESR only becomes significant in high-frequency 
range (> 5kHz). 
Also observed in Figure 15 is the fact that the phase lag is at 
most 90 0 and the corner frequency is usually low. Therefore, only a 
gain compensation of the error amplifier is needed to improve the trans-
ient response for the inherently-stable system. 
Furthermore, the analysis has predicted an abrupt reduction of system 
order when the inductor-current conduction emerges from continuous to 
discontinuous. This prediction was verified by measuring the open-loop 
crossover frequency of the regulator with a gradually diminishing load. 
As shown in Table 3, the crossover frequency remains essentially un-
changed as long as continuous conduction is maintained. When the load 
is reduced to about 90 to 100 ohms, the regulator begins to operate in 
between the two conduction modes affected by the disturbance of the small 
signals injected for measurement purpose. A very significant reduction 
of the crossover frequency can be seen when the load is between 90 and 
100 ohms. Further decrease in load only results in a gradual reduction 
of the crossover frequency. 
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Table 3 
Open-Loop Crossover Frequency as a Function of Load Resistance 
Load Resistance 10-70 80 90 100 110 120 130 (Ohms) 
Crossover 
Frequency 
(Hz) 
1650 1600 1450 450 250 215 205 
4.5.4 Summary Remarks on Impulse Function Analysis 
The foregoing presentation and example have demonstrated the follow-
ing points regarding the impulse-function analysis: 
(1) The power-stage closed-form representations suitable for frequency-
domain stability analysis are obtained from very complicated model-
ing; the simplifying assumption of a much slower system response in 
relation to the sampling rate is being applied only at the last step 
of derivation. 
(2) Starting with a highly complex mathematical manipulation without \ 
approximation, the derivation does not include the input filter due 
to the formidable analytical task involved. Its utility to analyz-
ing the stability of a practical regulator with input filter is 
therefore inhibited . 
(3) The impulse-function fonnulation for dut.Y-c.Ycle perturbation cannot 
be followed for the small-signal perturbation in the input line . 
There is thus no input-to-output transfer function for the line 
disturbance. 
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4.6 AVERAGE TIME DOMAIN ANALYSIS AND EXAMPLES 
As stated in Section 4.3.4, the objective of averaging is to make a con-
tinuous modf!l out of the piecewise-linear discrete system. 'Through the approXl-
mation of the matrix eAt = I + At+··· by its first-order linear term~ nnear 
system representation shown. in equations (41) to (43) are obtained at the outset 
of the analysis. The basic feature of a switching regulator~ that the output 
ripple is always negligibly small compared to the dc average output, is there-
fore: properly utilized at the begi.nni~g for; reducing the complexity in the 
power .. stage analysis. Due to this simplification, the standard perturbation 
, , 
processes are applicable to both the duty-cycle control signal and the line' 
input signal, thus enabling the derivation of the dual-input transfer function 
for the power stage. The culmination of this derivation is an equivalent 
linear circuit valid for small-signal line and control variations superimposed 
upon a dc operating point. The equivalent circuit is a canonical model con-
taining the essential properties of any given switching regulator. 
The average time-domain analysis is developed at CalTech, which represents 
the university part of the MAPPS joint industry-university team. Details of 
the analysis and the significant results are presented in NASA CR-135l74, which 
is a separate but companion volume to this report, NASA CR-135173. No elab-
oration about the method itself is therefore needed he~e. Inst~ad, certain 
application aspects of the average time domain analysis are addressed. 
Starting with the control-block formation of the dual-input transfer function, 
its application to a single-loop controlled buck regulator is given as an 
example. 
4.6.1 Power Stage Dual-Input Transfer Function 
The power stage transfer function, including an input filtel~, will be 
analyzed by using a du~l-input describing function based on the averaging 
technique presented previously. The dual inputs presented to the power stage 
are two external forcing functions: the source voltage ug and the duty-cycle 
control signal d{t) derived from the digital signal processors . 
, ,. 
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, 
The canonical power-stage model for the buck, the boost, and the buck~ 
boost regulators, as originally derived in Reference 8 for continuous con-
duction mode (See Appendix I), is reproduced in Figure 10 for convenience. 
Let 
HF = forward gain of the input filter from its input to output, 
ZF = output impedance of the input filter. 
The canonical model including the input filter can be developed through 
the self-explanatory seql,.lence depicted in Figure 17(A) to (C). Notice the 
" A duty-cycle perturbation d and the input-line perturbation Vg are properly 
separated in Figure 17 (C), in which: 
and 
Z = ZF} for buck and boost regulators H = HF ' 
Z = (N/Np)2ZFI 
H = (N/Np)HV 
, For two-winding buck-boost regulator with primary 
winding Np and secondary winding Ns, 
From Figure 17 (C), the canonical dual-input transfer function model for all 
three regulator power stages in continuous-conduction mode can be obtained, and 
was presented previously as Figure 7. In the following examples, this model 
is used for the stability analysis of a single-loop controlled buck regulator. 
4.6.-2 Single-Loop Controlled Buck Regulator Stability Analysis 
The buck regulator used previously in Section 4.5.3 to demonstrate the 
impulse function analysis is again used here, with the exception that a two-
stage input filter is added. The control blocks of the regulator is shown 
in Figure 18. The dual-input describing-function representation of the regu-
lator is given in Figure 19(A). Based on thi,s diagram, the open-loop transfer 
function of the regulator can be calculated as: 
(115) 
The calculated result is given in Figure 19(B). The accuracy of the model 
is supported by measurement correlations, also shown in Figure 19(B). 
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4.6.3 Discontinuous Conduction Operation 
The state-space and circuit averaging methods presented for the continuous-
conduction case can be modified to account for the discontinuous operation. The 
differences are not only that, now there are three different configurations 
within each switching period, but also that instantaneous inductor' current is 
restricted in its behavior. As shown in Figure 2(8), it starts at zero at 
the beginning of the switching period, and falls to zero again sometime before 
the period has expired. 
Like the continuous conduction, the culmination of the discontinuous-
conduction modeling is again a canonical circuit model for three basic power 
stages, whose fixed topology is of course different. Modeling details and 
significant results are provided by Reference [9] , which is included in this 
report as Appendix J. As in the continuous conduction case, the work has 
been performed by CalTech. 
Using a slightly-modified block-diagram format in relation to that given 
in Reference [9] , the dual-input transfer functions for basic power stages 
operating in discontinuous conduction are given in Figure 20. In conjunction 
with its continuous-conduction counterpart shown previously in Figure 7, they 
provide powerful tools for conducting regulator analysis for most-commonly 
used power stages 1Pcluding line-disturbance propagations and input-filter 
effects on the regul a tor loop performances. 
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4.6.4 Summary Remarks on the Average Time-Oomain Analysis 
Several observations can be made from this example: 
(1) From Figure 19, the audiosusceptibi1ity performance can be 
derived as: 
( 116) 
Calculated audiosusceptibility based on equation (116) was found to be in 
very good agreement with the corresponding measurement. 
\ 
(2) For the buck regulator, the block FO in Figure 19 can be shown to be: 
( 117) 
A necessary condition to avoid system instabi ltty due to. the input-fi ltel' 
interaction is to maintain FO po~itive. In other words, the output impe-
dance of the input filter, ZF' should always be smaller than the small-signal 
negative impedance, (VI/loO), of the regulator. 
(3) The duty-cycly 0 is present in blocks Fp,FO' and Fl. Consequently, 
the corner frequency and the damping exhibited by the Bode plot should be 
affected the line input vol tage that determines 0 for a regula ted output 
voltage. This observation was verified both analytically as experimentally. 
(4) Oifferent input-and output-filter configurations, including multiple 
regulator outputs each with its own complex output filter, can be easily in-
corporated into the dual input block diagram of Figure 19. While the example 
deals with continuous-conduction only, the canonical dual-input transfer fun-
ction model can be extended to the discontinuous-conduction as well. 
The model is therefore a powerf~l tool for conducting the control-dependent 
performance analysis of all switching-regulators, 
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4.7. DISCRETE TIME DOMAIN SIMULATION AND EXAMPLES 
Since the small-signal analytical techniques previously described are 
no longer applicable for large-signa,l analysis, and yet the large-signal 
performance is often a vital part of the hardware design requirement, the 
significance of the discrete time domain simulation becomes self-e.vident. 
The most-often encountered simulation effort involves step line 
transient, step load transient, and regulator/converter starting. Speci-
fically, large-signal simulation applies when one of the following conditions 
arises: 
• The large input-filter oscillation as a result of large step line 
or load change would cause a slowly-varying voltage at the input of 
the power stage. The consequent slow-varying duty cycle controlled 
by the loop to maintain output-voltage regulation requires the 
large signal analysis. 
• Large step line/load changes may result in two differenct inductor-
current conduction modes for the pre- and post-transient steady state. 
• During converter starting and sudden output fault, the protection 
circuit becomes effective and the operation amplifier experiences 
saturation. 
Two simulation examples, all based on the propagation through exact 
discrete time-domain system representations presented previously in equations 
(1) to (18), are given to illustrate the particular simulation approach 
undertaken in the MAPPS program. The first example simulate a buck-regu'lator 
transient response due to a step line change. The objective here is to show 
that for certain low-order regulator systems, the state transition matrix 
~ (T) and the input matrix D(T) maybe derived in closed-form, thus greatly 
improving the cost-effectiveness of the computer simulation. The second ex-
ample simulate the start-up of a boost regulator, during which power-transistor 
peak-current limiting and operational-amplifier saturation are inevitably 
encountered. 
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4.7.1. Example 1,Step line-change Response of a Buck Regulator 
The continuous-conduction buck regulator circuit to be simulated has been 
given in Figure 8. The duty-cycle control is assumed to be constant - TON' 
The state vector !,.the input vector ~, the F and G matrices, and matrices 
I (T) and the D (T), have all been identified previously in Section 4.4 as 
Equations (59) to (68). The analytical determination of the 4> and D matrices 
is achieved ,through the application of the Cayley-Hamilton theorem. [27]. 
" Details oJ··the derivation can be found at the end of Appendix A. 
No't~ that with T = Constant in 4> (T) and D (T), I (T) and D (T) become 
constant matrices which need be computed only once. This can be done tor 
the regulator "on" period with T = TON. (or integer submultiples of TON 
if data points in-between are desired). Defining 
4> (TON) = ~N = Constant, ( l18} 
(119) 
equation (68) becomes 
(120) 
Off time TOFF is generall.y not constant, being a variable determined by 
the control-signal error. Using the closed-form expressions for I (T) and 
D (T), TOFF can be solved for implicity or by linearization about a nominal 
value. If the nominal value of TOFF is denoted by 
* TOFF = nominal TOFF 
then, just as before, one can define and precompute the constant matrices 
* * I (TOFF ) = 4>F = constant, D (TOFF ) = DF = constant 
which may then be used in equation (68) for partial state propagation during 
the "off" period. The application of these observations win speed up digital 
computation considerably. The time step T can be specified as a fraction 
* (including unity) of the constant TON and the nominal TOFF periods. 
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Thus, using the c10sed-fom solution of • and 0, the three system states 
eo' i, and ec ' can be propagated by constant state transition matrices until 
either the fixed, known TON has elapsed, or, with the switch off, until the 
unknown TOFF has been transgressed. In the latter case, after exceeding the 
specified threshold, iterative 1inearlzation on the propagation time T, which 
appears as a parameter in the expression for the c10sed-fom sol uti on , is !Jsed 
to determine the exact time when ec has. reached the thresho1d~ 
A. flow chart of the simu'lation program is given in Appendix H. The 
program, written in FORTRAN IV, was exercised with several runs, one of which 
is included here as Figure 21. The figure illustrates the output-voltage 
response to a step voltage change at the regulator input from 30V to 40V for 
a load resistance of 10 ohms. The si.mulated response was found in excellent 
agreement with laboratory test data. The simulated run time is 3.S milliseconds, 
and the number of data points per each switched period is five (S). The central 
processor time used for this simulation is only 17.9 seconds, whkh vividly 
demonstrates the cost-effectiveness rendered by the use of closed-form solu-
tions. For most runs, the cost of plotting exceeds the central processor cost 
of running the simulation. A rule of thumb is that most runs, inclusive 
p1o~ting and time-share terminal usage, will cost about $1.S0 per run. 
4.7.2 Example 2 Start-up Transient of a Boost Regulator 
A boost regulator with input voltage EI and load RL is shown in Figure 22. 
Two switches, 51 and 52, represent the power transistor and power diode, re-
spectively. The state variables of the system are: 
Vc = voltage across output capacitor Co. 
i = current through energy-storage inductor Lo. 
eR = voltage at the junction of compensation network RS-C2 
eC = the integrat6r-amplif1er output voltage. 
. 
k. .~l: i  
1 
". J t ; 
I 1 ! 1 
-! 
!. 
" 
. , 
c 
f}. 
c 
o 
-
+0) 
e 
-V') 
s.-
O 
res 
-~ 0'1 
Q.I 
c: 
.:tit 
U 
~ 
CO 
et-
o 
Q.I 
-a. 
e 
res 
V') 
81 
., ~7 ''-<-< 
~ 
i 
r 
f 
... I 
ex> 
N 
'<.~ •• 
. -t..~ .oj .. ~ ... ~~...-.-----:;:;-;~. . ~*' '... •. I" ....... ..-.-. - .". 
~it.-
~ 
R L eo 
• 0 ~o-f 
• 
52 ED 
C R 
C 
El I i SI Ic ~ RL lEo I 
- - -- -
eR R2 
C1 
-1( t 
C5 
--. /11 I 
DSP ITHRESHOLD 
"DETECTOR 
ec 
CLOCK :J J l~ INTEGRATOR -ER MONIMUM TOFF I AMPLIFIER 1 PEAK CURRENT SENSOR 
-
- - -
Figure 22 A Multiple-Loop \ .' olled Boost Regulator 
<., 
1 , 
1 
1 
~ 
.~, ........ " ... ·"·:., __ !:,,--.~""..ill..,...;.a .... ..t'A_"'~..!..A;';"~.:t"""~"-'.d.'" ~,.~::::':"~,~,-...... =.:":':::::., ......... _~_:::::-~:" ... ,,,,-,.~_ .. ,.~.,.,,_ ....... _.,.,'--"-,_:~.=::~~_~""'-~=_,.~~ ...... ~~~' 'rlttl U ........ 'N 'M .... • ;".,* <-"'-'.w _ .. +,;+ ··~~-~.r",""~."h>j-.,""'I'r_~h.~..w-,-==~.t:·"'='r .:.iII 
, . 
. , . 
J. 
.\ 
I 
· ~--...~,....".. .•. -,_ "Il¥¥"i>lt t~ _",.' ,. 
Three possible modes of operation are illustrated in Figure 23. They are: 
(1) The power transistor is ON, and the diode is OFF. This interval 
has been designated previously as TON' 
(2) The power transistor is OFF, and the diode is ON. This interval 
has been designated as TF1 . 
(3) Both the transistor and the diode are OFF. This interval has been 
designated as TF2 , 
The continuous-conduction case includes only the first two operating modes, 
while the discontinuous-conduction includes all three modes. The system in 
this example is designed to operate in discontinuous conduction dUring steady 
state. However, during transients excursions into the continuous conduction 
are possible. Each of these intervals admits the following closed-form 
solutions: 
! (t~) = ! (tk+T~) = ~l(T~) ! (tk) + Dl(T~) ~ 
! (t~) = ! (t~ + T~) = ~2(T~) ! (t~) + D2(T~) ~ 
! (tk+1) = ! (t~ + T~) = ~3(T~) ! (t~) + D3(T~) ~ 
(121 ) 
(122 ) 
(123 ) 
where 41 and D have been identified in equation (67), and the various time 
intervals and time instances are defined in Figure 23. The time interval T~ 
is a function of the system state ! (~k)' the threshold condition, or the peak 
current limiter. The time interval T~ is a function of the system state 
! (t~), the inductor current, or the period Tp of regulator switching. The 
time interval T~ is the difference between Tp and (T~ + T~). Details con~ 
cerning the ~ and D matrices in Equations (121) to (123) are presented in 
Appendix G. 
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Digital simulation of the regulator is based on equations (121) to (123). 
The step T in each computation is specified as a fraction of the steady-state 
values of the corresponding time intervals Ti , i = 1,2,3. Thus, using the 
closed-form solutions, the system state can be propagated by ~1{T) and D,Cr) 
until the time period T~ has elapsed due to one of the aforementioned threshold 
boundries. Subsequently, ~2{T) and D2(T) are used to continue the propagation. If the inductor current vanishes prior to the end of one switching period, 
~3(T) and D3(T) are invoked until the end of the clock period, and the system 
engages in discontinuous-conduction operation. However, if the switching 
period elapses before a zero inductor current is reached, continuous-conduction 
prevails, and ~3(T) and 03(T) will not be introduced. 
The flow chart and the computer program are not included here for concise-
ness. The program was exercised with several runs. Two runs, one for step 
load transient response, the other for regulator command-on start up, are 
presented here. 
Figure 24 illust~ates the output-voltage transient during a step change 
of load from 50 ohms to 25 ohms. An undershoot of O.25V is observed, which 
recovers to its nominal output in about 3 mill i-seconds. The response is 
found in good agreement with the test result. 
Figure 25 shows the inductor-current transient during the regulator 
startup. Upon commanded on, the current rises to the pre-set peak current 
limit, followed by an off time interval which lasts the rest of the switching 
period. The peak-current limiting operation persists for two more cycles 
before entering a continuous conduction mode when the rising output voltage 
causes the inductor current to diminish more during TFl than to rise during 
TON' The current eventually reaches the discontinuous conduction as dic-
tated by the intended steady-state operation. Again, excellent agreement was 
obtained between the simulation and the actual hardware performance. 
4.7,3 Summary Remarks on Time-Domain Simulation 
The utility of time-domain simulation lies in its unique capability to 
handle multiple nonlinearities arising from the propagation of large-signal 
disturbances. While there exist many different topological and/or block-
oriented simulation approaches, the particular discrete time-domain formulation 
used in the MAPPS program, as illustrated in the examples given, is inherently 
basic to all the seemingly-different simulation programs such as ECAP, SCEPTRE, 
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SPICE. CSMP, etc. Consequently, instead of making the simulation program so 
generali~ed as to conciliate with the convenience Of a great many of perspec-
tive users, thus making the program inevita~ly cost ineffective, the particular 
approach used in the MAPPS program and embodied in these examples utilizes 
the inherent piecewise linearity and threshold boundry of a switching regulator, 
and conceives an approach specifically adapted to the cyclic nature of the 
switching regulators. Compared with other more generalized approach, 'the 
cost-effectiveness of the simulation is improved, often more than an order 
of magnitude. This cost-effectiveness is expected to enhance the utility of 
the simulation, particularly for more complicated, higher-ord~r regulator 
systems. 
Since different regulator circuits have different topologies, duty-cycle 
control laws, and operating constraints during transients, the simulation is 
best suited for, although not limited to, regulator circuits. for which the 
designs"have been fairly well standardized. 
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4.8 SUMMARY, FUTURE EMPHASIS AND EXPECTATION 
In Section 4, the nonlinearities in the switching regulators were 
identified, from which the various analytical methods based on different 
linearization techniques were advanced. The discussion centers on four 
major analysis/simulation categories: 
• Discrete time domain analysis 
• Impulse function analysis 
• AVerage time domain analysis 
• Discrete time domain simulation 
Merits and limitations of these approaches were pOinted out, and illustrated 
by analysis/simulation examples as practical. 
Being the most accurate method for assessing the small-signal stability, 
emphasis on the discrete time-domain analysis will be continued in the future. 
The intent will be to create three subprograms, one for each of the three 
basic power stages (buck,boost, and buck-boost). Each subprogram will include 
both continuous- and discontinuous-conduction operations as well as the various 
duty-cycle control schemes including constant frequency. The multiple-loop 
control circuit described in certain previous examples will be used in the 
subprogram due to its standardization appeal. In conducting the analysis, 
special attention will be paid to describing clearly the formulation of 
analytical procedure and the details of achieving cost-effective computer 
iteration, so that any user with a proper b~ckground can follow the step-by-
step description, and adapt the analysis to the circuit of his own choice. 
Although minor differences do exist, the impulse-function analysis and 
the average time domain analysis both provide the basic power-stage 
duty-cycle-to-regulator-output transfer function. However, by retaining in the 
analysis the discrete nature of the regulator until essentially the very last 
'analytical step, the impulse-function analysis, thus, does not concern itself with 
the small-signal line-to-output-voltage perturbation. 
The average time-domain analysis, on the other hand. forsakes the discrete 
nature of the regulator almost at the outset of the analysis, and therefore l~ manages to address both the duty-cycle-to-output and line-to-output perturbations. 
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Since the input-filter-regulator interaction and the audiosusceptibility 
performance are of great significance to regulator designers, future em-
phasis is inciined toward the averaging approach. Other incentives for the 
continued pursuit of the average approach include the following: 
• Being essentially a linear circuit analysis, the approach is 
applicable to many designers whose background may not be sufficient 
to perform, or even to comprehend, the more mathematically sophi-
sticated discrete approach. 
• By treating the complete regulator as a single entity, the discrete 
approach is most suitable to perform an accurate analysis of a re-
gulator with a standardized power- and control-circuit configuration. 
While standardization is a goal to be diligently pursued by 
government/industrial concerns, the degree to which designs will 
be standardized, and the ultimate standardized configuration, are 
not clear at the present time. For the time being, the average 
time domain analysis can accomodate more readily the numerous 
varieties of analog signal processors than its discrete counterpart. 
• For higher-order regulators (e.g., those with multiple outputs, each 
having complex loadings), the average approach is more cost-effective 
in terms of the required computer time in conducting the control-
dependent performance analysis. 
The discrete-time domain simulation is a natural product of discrete 
time domain analysis. The analytical involvement is straightforward, and the 
major effort is to implement the computer iteration routine for cost effect-
iveness. Performance simulation undoubtedly will continue for different 
regulators. However, advancements from modeling as the analysis viewpoint 
will probably be somewhat confined. 
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5. CONTROL DESIGN SUBPROGRAM 
In the previous section, various methods of conducting performance 
analysis were discussed. However, one cannot help but to note that, before 
subjecting the design to the analysis, one must have a design first. Pre-
ferrably, the design should be based on certain well-conceived design guide-
lines, from which the ensuing design can more or less be expected to achieve 
a given level of control-dependent performances. After all, the primary 
function of a power-processing engineer is to design in accordance with a 
given set of performance requirement, and it will be far more effective if 
the designer can proceed with the design confidently, knowing what performances 
can be expected from the design rather than having to rely on the results of 
the performance analysis to guide major design iterations. Since a regu~ator's 
static and dynamic performances are effected primarily by the quality of its 
contro 1 ci rcuit, the essence of the Control Des i gn Subprogram is to perform 
an "analytically-based" design that will enable the regtllator to meet the 
specified control-dependent performances. 
As stated previously, a r~gulator control circuit is composed of an 
analog signal processor and a di~ital signal processor. The digital signal 
processor prescribes the scheme of duty-cycle control of the power switch. 
Different duty-cycle control schemes do provide different regulator performance 
characteristics. However, their impacts are generally not of a major propor-
tion. Furthermore, the design of digital signal processors is often dictated 
by requirements such as frequency synchronization and EMC considerations, which 
are only remotely related to the feedback control. Consequently, the other 
half of a regulator control circuit, the analog signal processor, invariably 
holds the key in determining the quality of the regulator feedback loop, which 
is instrumental in determining the regulator external characteristics such as 
stability, audiosusceptibility, output impedance, and step line/load transient 
response. The specific function of the Control Design Subprogram, therefore, 
is to determine the design of the analog signal processor, based on a pre-~ 
selected amplification and compensation configuration, in order to meet a 
given set of performance requirements. 
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5.1 CONTROL DESIGN APPROACH 
To gain more insight to enhance the initial parameter design, approxi-
mate design equations and circuit characterizations expressed in closed form 
are obviously preferred even though their accuracy may not match the precise 
numerical calculations performed by a digital computer. The average time-
domain analysis previously discussed thus becomes the leading candidate on 
which the control design can be based. 
The given power stage is characterized by a continuous small-signal 
average model, taking full advantage of the much lower ouput-filter resonant 
freque~cy in relation to the converter switching frequency. Describing 
function techniques are used to derive the gain/phase transfer function of 
the digital signal processors. The analog signal processor to be designed 
presents no particular difficulty for analysis, as only linear circuit 
small-signal analysis is involved. 
It should be noted that essentially the same approach is being taken 
in another NASA-sponsored TRW program under Contract NAS3-20l02: IIApplication 
Handbook for a Standardized Control Module for Dc-Dc Converters
ll
, in which 
the aforedescribed approach is used to analyze the multiple-loop controlled 
regulators and to conceive design guidelines which enable the user to design 
readily the control parameters in order to meet a gi ven set of performance 
specifications. In fact, selected outputs of the Application Handbook will 
be integrated into the MAPPS structure as Control Design Subprograms during 
the next program phase. 
5.2 A GENERALIZED CONTROL BLOCK DIAGRAM, SINGLE VS. MULTIPLE-LOOP 
CONTROLLED REGULATORS 
A generalized control block diagram was shown in Figure 1. The three 
basic power stages, the buck, the boost, and the buck boost, can operate in 
~ either continuous or discontinuous-conduction. 
Depending on the digital-signal processor mechanization, different forms 
of duty-cycle control of the power switch are possible. These forms include 
constant frequency, constant on time, constant off time, bistable trigger, 
and variable frequency based on variable on time and off time. While the 
digital-signal-processor implementations proposed and in use today may appear 
numerous, they can always be reduced into two basic ingrediants: a threshold 
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level and a ramp function. The intersection of these two ingredients 
initiates the switching action of the duty-cycle control. In single-loop 
controlled switching regulators, the ramp or the threshold is derived 
from the output of the analog signal processor, which, in turn, derives 
its input from sensing the regulated quantity at the output of the power 
stage. However, in certain more recent multiple-loop control developments [11,28], incentive in achieving a much-improved stability performance has 
resulted in an extra loop sensing an additional state variable associated 
with the power stage, In this implementation, the needed ramp is obtained 
from processing a steady-state switching waveform inherent within the output 
filter. 
The analog-signal processor processes the amplification and compensation 
of the analog signal(s) sensed from the power stage. The processor presents 
no particular analytical difficulty, as only linear circuits are involved 
and merely small-signal analysis is intended. However, since it holds the 
most leverage in determining the control-dependent performances, it naturally 
becomes the target of the Control Design Subprogram using the average time 
domain approach. In the following discussion, both single- and multiple-loop 
analog signal processors will be addressed. 
Due to the presence of a second-order low-frequency output filter, the 
utilization :~ a high-gain and wide-bandwidth amplifier for good static and 
dynamic regulations usually results in an increasing risk of instability. 
While the stability can be enhanced through various second-order pole-zero 
cancellation techniques, the cancellation becomes grossly ineffective in the 
face of cumulative component changes due to tolerances, environments, and 
aging. More importantly, external reactive loading which is generally not 
fully defined in the regulator development stage, may completely destroy 
the elaborate pole-zero cancellation conceived for a resisti.ve load which is 
often assumed during the regulator development. 
With the eXisting pole-zero cancellation eneffective against component 
and loading changes, compensation of the second-order filter shou1d ideally 
be achieved adaptively, i.e., any change ;s met with a corresponding change 
in the compensation such that an effective pol~-zero cancellation is auto-
matically maintained. Intuitively, such an achievement must involve the 
sensing and processing of inductor voltage or capacitor current associated 
with the output filter. No adaptive compensation of the second-order filter 
is conceivable without utilizing its state variables fo\" control purposes. 
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This sensing, which is additional to the error sensed from the regulated 
quantity, is unique to the multiple-loop control. 
Before presenting examples of single- and multiple-loop analog 
signal processor designs, two clarifications are needed: 
(1) The Control Design Subprogram was not part of the original work 
plan for the MAPPS program. It was added during the course of the 
program amidst a growing inclination, on the part of both TRW and 
NASA, that the MAPPS objective could not be well served with only 
Performance Analysis Subprograms, and that the MAPPS utility 
would be diminished unless some control design subprograms could 
also be included. This inclusion was achieved at no attendent 
cost/schedule adjustment. Consequently, one would view the 
subprograms conceived here only as a prelude to a more intensive 
effort in the future. 
(2) The Control Design Subprogram, for the time being, does not perform 
the optimum control-circuit synthesis. Rather, the intention here 
is to take a fixed analog-signal-processor circuit topology, and 
to perform the detailed design of circuit parameters to meet a given 
set of control-dependent performances. 
Having made these clarifications, two control design examples are provided 
to illustrate the existing effort on the Control Design Subprogram. 
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5.3 CONTROL DESIGN FOR A SINGLE-LOOP ANALOG SIGNAL PROCESSOR 
In the regulator shown in Figure 26(A), the buck power stage, the 
d'igita1-signa1 processor, and the switching frequency are assumed given. 
The objective here is to perform the design for the analog-signal-processor 
block, Gc to achieve the following regulator control-dependent performances. 
(1) A crossover frequency at about one-tenth of the switching frequency 
(2) A phase margin of ~c deg. at the crossover 
(3) A given dc gain 
The control block diagram of the regulator is shown in Figure 26(8), from 
which the following steps of the analog-signal processor design procedures can 
De presented. 
5.3.1. ~tep-by-Step Design Procedures 
Step 1: Provide Bode ~lot for the given power stage 
and digital slgnal processor 
For the given example, the describing funtion KM of the 
digital signal processor is a constant gain without phase 
delay, and the power stag,e KpFp, is of second-order. As an 
example, 20 log ~KpFp is shown asymptotically as curve (1) 
in Figure 27. The power-stage transfer function Fp(s) is 
expressed as: 
Here TC is generally asso~iated with A output capacitors, 
while ~ and (wN/2n) are the,damping factor and the natural 
resonant frequency of the output fil ter. At the intended 
crossover, thp. phasp. margin of KMKpFp;s designated ~c' 
(124) 
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Step 2: Determine the need for a lead network 
From curve (1), the crossover is about 1 KHz, wi th vet'y poor 
phase margin. A lead netwrok is therefore needed to raise 
the crossover frequency from 1KHz to O.lfs • 2KHz, with atten-
ant phase-margin improvement. The lead compensation normally 
has the transfer functi on of the form: 
F = K 1 + jf/f3 
lead lead; + jf/f4 
( 125) 
The maximum phase-lead occurs at: 
f = (f f )0.5 M 3 4 
( 126) 
anti is equal to: 
( 127) 
Normally, one should design the maximum lead-phase at the cross-
over frequency. The three unknowns, namely, f3,f4, and Klead , 
should then satisfy the following three equations in order to 
meet the specified phase-margin requirement, ~x' at fc· 
(128) 
(129) 
where ~c obtained from Step 1. The lead-network dc gain, Klead , 
has to satisfy the following equation in order to get the desire-
able crossover that has a maximum phase lead: 
( 130) 
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Step 3: Check dc gain 
The dc gain of KMKpK1ead ;s compared with the given dc gain 
requirement, Kdc to see if ~KpKlead ~ Kdc is met. 
Step 4: Determi ne the need for a 1 ag network 
If the above inequality is not satisfied, a lag network is needed 
Step 5: 
to increase the system dc gain. The lag-network transfer function 
normally has the form: 
1 + jf/f2 
1 + jf/fl 
( 131) 
The frequency f2 should be designed sufficiently low so as not to 
increase the system phase lag. A reasonable f2 would be one tenth 
of the filter natural frequency, fN = (wN/2n). 
Once f2 is 'determined, the corner frequency fl can be derived in 
conjunction of Kdc ' Let 
(132 ) 
(133 ) 
From (132) and (133), fl can be determined as: 
(134 ) 
ComQ1ete the design of lead-lag comQensation network 
Here, 
Gc = K 
l+jf/f2 l+jf/f3 
l+jf /f 1 l+jf/f4 
(135 ) 
where 
90+4> -4> 
f3 = 0.1 fs tan c x 2 
(136 ) 
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( 137) 
( 138) 
f2 = 0.1 fN (1_2~2)0.5 (139 ) 
f1 ~ 0.1 fN (~KpKlead/Kdc) (1_2t;2)O.5 ( 140) 
(141 ) 
Step 6: Numerical design 
Step 7: 
From the known power stage, digital signal processor, and the 
switching frequency, the values for K and fl to f4 in equation 
(135) can be nUmerically determined. 
Design of network parameters 
Once the transfer function Gc in equation (135) is numerically 
determined, the actual networks to implement the calculated Gc 
can vary. -Figure 28 shows a fairly-universal 1ead~lag compen-
sation network, where C1 and C2 serve as lead and lag capacitor, 
respectively. Since their corner frequencies are widely apart, 
a practical approximation can be made to simplify the network 
synthesis by assuming that the lead capacitor Cl is open in the 
low-frequency range, as that the lag capacitor C2 ;s short in 
the high frequency range. By so doing, it becomes rather straight-
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forward to relate the design of transfer function Gc to the net- '] 
work parameters shown in Figure 28. The end result is demonstrated .' 
in the following subprogram. "'i 
5.3.2 Control Design Subprogram 
In this subprogram. The regulator shown in Figure 26 has the following 
parameters: L = lmH, Ei = 25 to 50V, C = 455~F, Eo = 20V, Rs = 0.068 ohms, 
RL = 6.7 ohms, and fs = 20KHz. The design requirements are to have a crossover 
frequency of 2KHz, a phase margin of 45'deg., and a room-temperature dc regula-
tion of 0.1%. 
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The design equations and lead-lag synthesis discussed in the previous 
section have been programmed into the control design subprogram. Upon 
logging in, the user will be presented with a summary of all the parameter 
inputs. Upon user's instruction, the subprogram will proceed to perform 
the design analysis, from which the unknowns Kl , f1,f2,f3, and f4 in 
equation (135) are identified, and the RC networks in the analog-signal 
processor properly designed. To verify that the design indeed meets the 
specified requirements, the user has the option of requesting an analysis of 
the regulator open-loop frequency response based on the finished design. A 
computer printout illustrating these features is given in Figure 29. 
Notice that the computer cost of all the design-synthesis-analys;s per-
formed for this example ;s only $ .81, a negligible amount when compared to 
hours and perhaps days of engineering time that otherwise may be required to 
accomplish the same. 
C2 R4 
Cl 
- -
- -
Figure 28 A Commonly-Used Lead-Lag Network 
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5.4 CONTROL DESIGN FOR A MULTIPLE-LOOP ANALOG SIGNAL PROCESSOR 
In this example, a particular multiple-loop analog-signal processor 
feature concerning the adaptive compensation of the output-filter change 
is examined. The most often used frequency-domain representation is 
through Bode plot of the open-loop transfer function. In a conventional 
single-loop system, the transfer function is the same regardless of the 
location at which an analyst chooses to mentally or physically open the 
loop. This ~reedom no longer holds for a multiple-loop controlled system. 
Opening the loop at different locations generally calls for different in-
terpretation of analytical results. It;s entirely possible fora multiple-
loop design to exhibit essentially a -6db/octave slope when the open-loop 
transfer function is analyzed at a certain location, while concurrently the 
transfer function viewing from another location would suggest a highly-
oscillatory system. In a multiple-loop design, one must therefore be careful 
in the selection and the interpretation of ~he loop opening. 
5.4.1 A Multiple-Loop Controlleq Buck Regulator 
The buck regulator was shown in Figure 8. Input vol tage Ei' power 
sWitch 0, diode 0, inductor L with winding resistance RL, capacitor C with 
an equivalent series resistance RC' and load RO' constitute the basic buck 
regulator. For clarity, no input filter is included in the power stage. 
The reason for choosing the buck regulator is also for clarity. Since the 
primary objective here is to identify the adaptive compensation of the 
analog-signal processor, the buck regulator serves the purpose with the 
least analytical complication, as its equivalent output filter is known to 
be independent of the operating duty cycle. 
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5.4.2 A Multiple-Loop Controlleci Ruck Regulator Block Diagram 
From the small-signal viewpoint, the power processor shown in Figure 
,8 can be separated into three parts shown in Figure 30A, B, and C. Start-
ing at point A of Figure ,8 I and tracing clockwise, the output filter and 
load is illustrated in Figure 30A. Voltages el and e2 represent the 
filter output voltage and the inductor voltage respectively, which are 
source signals for loop I and II. These two voltages are applied to the 
integrator amplifier as depicted in Figure 28B, resulting in an integrator-
amplifier output voltage eB. A sinusoidal voltage pertur
bation of unity 
peak amplitude at point B will cause a corresponding pulse train at 
point A, with identical pluse amplitude Ei and on-time Tn' but with 
varying intervals for off-time Tf . The pulse train contains
 a fundamental 
component with peak amplitude Kp and with a frequency identical to that 
of the sinusoidal perturbation. The factor ~ ;s defined as the gain from 
B to A clockWise. The graphical representation of the aforedescribed 
mechani SOl ; s shown in Fi gure 30C. 
In Figure 30A, it can 
= e2 = 5NL [l+SC (R+Rc)] 
F 2 (5) e ----.,-------;;R-;R...---L
--
2
----.R.-:"+=R
c
-..-
A (RL+R): 1+ 2L [(R +R + L c) C+RJ +5 LC (R+R ) 
, R+RL L c -r-
, 
L 
In Figure 30B, output eB of the integrator is related to 
e1 and e2 
by: 
Also, eB is related to eg by amplifier ga
in K, 
( 142) 
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Figure 30 Small-Signal Equivalent Circuit for a Multiple-Loop Buck Regulator 
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Combining (144) and (145) to eliminate eg• one has 
Let FBr , FB1 , and FB2 to represent aeB/aer , aeB/ael' and aeB/ae2: respec-
tively, 
1 SC2 1 1 K (1 +SC R + R + R + SC1) + SC l 2 5 3 4 
+ SC l 
1 
R4 
- - -1-~SC;O:-2---1-':'--1 -------
K (1+SC2R5 + R3 + R4 + SC1) + SC, 
Having identified the contribution of el , e2 , and er to eB, the pO\'/er pro-
cessor control can be represented by the block diagram shown in Figure 28D. 
The,five frequency-dependent blocks Fl , F2, FB1 , FB2 , and FBr , are expressed 
in (142), 043), (147)" (148), and (149). The block Kp relates the inte-
grator output to the voltage pulse train at the input of output filter, 
i.e., the pulses across free-wheeling diode D in Figure 30. The content of 
Kp will be analyzed in Appendix K. 
(146} 
Cl47J 
(148) 
(149) 
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Reference [11] identified point (3) in Fig. 30n as the proper breaking 1 
point for stability study, then, upon making the following reasonable 
assumptions I 
K > > 1 
R > > R c 
and substituting (142), (143), (148), and (149) into (l47), one obtains: 
( 150) 
Equation(150) can revl?<ll the autocompensation of the LC parameters 
if for the time being one regards C2 as negligibly small. Then, equation 
(l50) is reduced to: 
(l51l 
KgR4 I NR3L? NR3LC } 
- R +R ) 1 + S(R C + aRJf} + SL. R 
deB _ 3 4 c g 4 g 4 
deA - { L 2} KC1R3R4 1 + S[(Rc+RL) C + -RJ + S LC (1 + S R3 + R4 
One can note from equation(151) that if the factor (NR3/gR4) is designed 
so that 
0521 
then, equation 0511 is further simplified to 
KgR 
R +~ [1 + S (ReC + i) + S2LC ] deB _ 3 4 
de
A 
- --K=C:--'O:R--.R..---{------------} 
(l+S 1 3 4) 1 + S [(Re+RL) C + ~R ] + S2LC 
R3 + R4 
(53) 
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From equation (153), the adaptive compensation of LC becomes clear, as 
both the numerator and denominator contain the s2LC term. Both Land C can 
therefore vary extensively without materially effecting the open-loop trans-
fer function. Consequently, in most designs where a unity (NR3/GR4) is observed, the (deB/deA) from A to B clockwise consists ideally a gain of 
KGR4/(R3+R4) and a first-order corner frequency (R3+R4)/2~KC,R3R4' 
It is also noted that equation (153) only represents the transfer function 
from point A clockwise to point B. To complete the loop, the characteristics 
Kp from B clockwise to A must be derived. 
The discussion thus comples the stability aspect of the particular 
multiple-loop control with emphasis on the adaptive compensation of the 
output-filter parameters. The contribution of the additional ac loop is 
apparent from equation (151), if one diminishes its effect by letting N ap-
proach zero .. 
It is also noted that equation (153) is based on an assumption of a 
negligibly small C2 in equation (150). In reality, C2 is not negligibly small, 
and it tends to detract somewhat the control from achieving the intended adap-
tive compensation. For a more detailed discussion, the reader is referred to 
reference [11J. 
As previously stated, this multiple-loop concept and its design, analysis, 
and application are currently the subjects of another NASA program, NAS3-20l02. 
This example, therefore, only attempts to show one particular aspect of its 
control-related design. Upon completing NAS3-20l02, the results obtained 
therein will be incorporated into the MAPPS as Control Design Subprogram for 
the multiple-loop control. 
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5.5 FUTURE EMPHASES 
Future emphases on the Control Design Subprograms are expected to 
include the following: 
• To treat all three basic power stages including the input filter, 
and to integrate the given power stage and digital signal processor 
with certain commonly-used single-loop analog-signal processor imple-
mentations, an example of which was given in Section 5.3. 
• To include other small-signal control-dependent performance 
requirements such as sudiosusceptibility. 
• To incorporate t~e work performed under NAS3-20l02 for the afore-
mentioned multiple-loop control into the MAPPS system. 
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6. DESIGN OPTIMIZATION SUBPROGRAMS 
The design of a regulator converter generally involves four ingredients, 
shown in Figure 31(A). First, a set of performance reguirements, r=(rl .... r
n
), 
is given to guide the design. Second, there are design constants, k=(kl ... kh), 
which are known to a designer either through manufacturer specifications, 
common sense, or designerls own experience. The objective of the design is 
to identify numerically all the design variables x=(xl ... xn), which are the 
unknowns prior to the initiation of the design. Performance requirements, 
design constants, and design variables, are related together through design 
constraints gj(x,k,r)=O. The constraints include analytical and/or empirical 
relations that must be satisfied compositely by the other three aforementioned 
ingredients. 
A common characteristic of the regulator-converter design is that the . 
number of design variables (xl ... x
n
) exceeds that of the constraints 
gj(x,k,r)=O. Consequently, there exists infinite sets of xl ... x
n
) to satisfy 
gj=O' due to the inequality n>j. The fact that there usually exists multiple 
regulator-converter design alternatives all satisfying the same set 0' per-
formance requirements only serves to underscore the projection of such In 
i nequa 1 ity. 
Design optimization is illustrated in Figure 31(B). Comparing with 
Figure 31(A), an optimization criterion as a function of design variable XiS 
and design constants kls is added to the entire design process. The essence 
of the design optimization, therefore, is to pinpoint a set of design vari-
ables to'meet all constraints gj=O and requirements r, and concurrently, 
optimizes a certain converter characteristic, f(x,k), deemed particularly 
desirable. The characteristic can be the converter weight, loss, or any 
other physically realizable entity associated with a converter. 
In this section, a general design optimization methodology is outlined, 
and a practical design optimization approach is adopted. The approach is 
implemented through techniques involving the Lagrange Multipliers and the 
Nonlinear Programming, each supplemented by practical optimization appli-
cations. Improvements needed to further the course of design optimization 
are also related. 
6.1 STATE-OF-THE-ART DESIGN APPROACH 
Before venturing into more detailed design optimization aspects it is 
perhaps worthwhile to review the satate-of-the-art in power converter design. 
It contains the following major sequences: 
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I 1) The designer obtains all specified converter requirements 
prescribed by someone presumably knowledgeable. Based on the 
nature of these requirements, the the designer selects a basic 
power-circuit configuration. 
Buck 
Boost 
Buck Boost 
Serie, Inverter 
Parallel Inverter, etc. 
2) The designers previous experience and occasionally a given specified 
pel~fol~mance requil'ement are called upon to t:lect fl'OIll the \..unLrul-
circuit configurations that include: 
Constant frequency, var; abl e on/off time 
Constant on time, variable off time 
Constant off time, variable on time 
Constant hysteresis, bang-bang control 
Variable frequency, variable on/off time 
3) The designer then starts the power-circuit design by empirically 
or intuitively picking a power-converter switching frequency. Along 
with the p~~er-dependent performance reguirements listed in Section 1, 
the designer proceeds to obtain semi-conductor choices, input/output 
filter pararreters, and design details of transformer and inductors. 
Based on a desi gner l soften-profuse ly-a rbitrary subjecti ve judgement, 
crude \"eight-loss analysis is made, with occasional feeble attempt 
for piecemeal weight on loss optimization. Tile sallie process is 
repeated for different switching frequencifls bef(lr~ completing a 
preliminary power circuit design. Despite the time-consumin~1 iterations, 
optimization of the overall power circuit is seldom achieved. 
'" 4) Due to non-linearities in the power stage and in the digital signal 
processor, the des; gn of the control ci rcui t for a gi ven power ci rcuit 
to meet the contrOl-dependent performance reguirements is presently 
beyond the capabi 1 ity of the majority of the converter des i gners. 
Compliance with requirements is usually achieved by "bench design" of 
breadboard-component parameters, and assured through elaborate testing. 
Against this background, one major thrust of this MAPPS program is in the 
area of contra l-re lated model ing, ana lys i s and des i gn, as has been presented ; n 
sections~4 and 5. 
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Undoubtedly, these efforts will be advanced in the future to form the 
basis of analytically-based design guidelines which, when complemented with 
standardization of control-dircuit configurations, will cUlminate in a com-
plete control-circuit design meeting all performance requirements. For the 
time being, however, the preponderant regulator-converter designs are by no 
means analytically based. 
6.2 A GENERAL DESIGN OPTIMIZATION METHODOLOGY 
Simply stated, the design optimization task is to minimize and objective 
function f(x,k), subjected to design constraints gj(x,k,r) = o. 
Here, x = (x l ,x2' ... xn)T is a n-dimensional vector representing power 
and control circuit parameters to be designed. Examples of x are values of R~L, 
and C, the switch ing frequency, and the des i gn detail s of magneti c components 
including core area, mean core length, permeability, wire size, number of tur.ns, 
and turns ratio of multiple-winding magnetics. 
The k's represent various constants related to component characteristics. 
Exa,lllples include winding and core densities, winding resistivity, window fill 
factor of the core, winding pitch factor (i .e., the ratio of the mean length 
of one-turn wi ndi ng to the core ci rcumference), trans i stor and diode conducti on 
and switching characteristics, core-loss parameters, intended maximum operating 
flux density of given magnetics, and ESR as well as energy-storage characteris-
tics of filter capacitors. 
The r's are performance requirements to be met by the optimum design. 
Power-dependent requirements include input/output voltages, output power, 
maximum weight, minimum efficiency, source EMI, and maximum output ripple. 
Control-dependent requirements include regulator stability, minimum audio-
susceptibility rejection, and maximum output impedance. 
The function f(x,k) represents the converter optimization criterion. 
Examples include the total weight, the total loss, the figure of merit of a 
specific design, a particular control-oriented performance, or any selected 
design quantity such as reliability and cost. The criterion generally can be 
expressed as a function of the XiS and the kls. 
Equations 9j(x,k,r) = 0 represent a total of "j" constraints. Examples 
of these equations include the relationship of an efficiency requirement to the 
sum of copper loss, core loss, semiconductor conduction and switching losses, 
and the loss in the capacitor ESR, the relationship of source EMI to the input-
filter design parameters, the switching frequency, and the input/output voltage 
and current levels. 
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Equations g. = 0 allow all performance requirements Hrll and all 
J 
component constants IIkll to be integrated into governing the design of all 
variables IIXIi. Consequently~ solutions acquired for equations gj = 0 to 
minimize the objective function f(x,k) would represent a detailed optimum 
design, down to the component level, in accordance with the performance 
requirements and the optimization criterion specified. 
Thus, a general design optimization methodology is to analytically 
portray gj = 0 for all control-dependent and power-dependent performance 
requirements. In conjul1ction with the defined optimizatiDn criterion 
f(x,k), computer techniques are then applied to seek out the XiS that would 
satisfy gj = 0 and concurrently minimize f(x,k). 
Comparing this methodology to the present state-of-the-art design, the 
following notes can be made: 
1) Both tasks start by obtaining requirements and selecting basic power-
and control circuit configurations. 
2) The switching frequency, which is fundamental to the power-circuit 
design, is selected in the general optimization methodology consistent 
with the optimization criterion. Unlike the state-of-the-art piece-
meal design, the methodology acquires all design variables, including 
those prescribing detailed magnetics design, in an inclusive manner. 
Interdependences between various variables in different converter 
functions (e.g., inpLlt filter and output filter) are thus inherently 
preserved. 
3) The methodology would eliminate the need for excessive IIbench design ll 
of control-circuit variables. It will also reduce the role of converter 
testing to that of verification only, rather than its current role of 
being the major vehicle through which compatibility between converter 
requirements and capabilities can be demonstrated. 
6.3 A PRACTICAL DESIGN OPTIMIZATION APPROACH 
While the afcredescribed general methodology represents the ultimate in 
converter design, its actual implementation is presently not without major 
difficulties. To begin with, it is realized that the well-developed computer 
linear programming tec~niques are inapplicable to converter optimization due to 
the nonlinear nature of the converter problems involved. As a result, the key 
to a successful design optimization of a complicated converter is to secure a 
nonlinear programming algorithm that enables optimum numerical solutions to be 
reached, with fast convergence, from an initial guess of the solutions. 
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Since the effectiveness of any nonlinear programming technique is 
invariably affected by the global and local properties of the multi-
dimensional design problem, the unfortunate consequence is that there 
is no uniformly good method on which an algorithm can be based to handle 
optimization problems as complicated as those involved with the design of 
a complete regulator-converter. Naturally, the likelihood of securing an 
applicable nonlinear programming routine improves as the number, the non-
linearity, and the complexity of the nonlinear constraints diminish. 
Some of the most non1 inear and complex constr'aints are those describing 
the control-dependent performance requirements. Stability, audiosusceptibility, 
and output-impedance characteristics involve all power- and control-circuit 
RLC parameters as well as the converter switching frequency. Further'more, the 
characteristics themselves are frequency dependent via s-transform or z-
transform, thus compounding the complexity'of the control-dependent performance 
design constraints. Based on experiences gained to date on the application of 
various nonlinear programming routines, the chance for a successful inclusion of 
all control-dependent performance constraints in an overall power-converter 
design optimization is extremely slim in the foreseeable future. 
To realize a practical approach within the demonstrated capability of non-
linear programming, one is, for the time being, forced to forsake the control-
circuits, and to concentrate instead on the design optimization of the converter 
power circuit. The scope of the optimization criteria is reduced to include 
only those related to power-dependent performance characteristics, such as 
wei ght and losses. 
Admittedly, the practical approach is less meritorious in relation to the 
. general methodology. However, its utility is still significant for the following 
reasons: 
• The prevailing trend toward converters designed for higher power 
places increasing emphasis on loss and weight optimizations. 
• Sensitivity to program cost and space/military equipment standardiza-
tion encourages analysis-based designs to reduce weight, loss, and 
cost penalties resulting from suboptimum designs and developments. 
• For a given power- and control-circuit configuration, converter 
design experience has indicated that, once the power-circuit 
parameters are properly designed, generally it is possible to 
deSign compatible converter control-circuit parameters to meet 
stability and other control-dependent performance requirements. 
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Thus, while the inclusion of control-dependent constraints 
in an overall converter design optimization represents an 
incrense in the optimization effort, it is not likely to 
alter the weight-loss optimization results obtained from 
considering power-circuit related constraints alone. The 
results obtained from power-circuit optimization are, 
therefore, both practical and meaningful. 
• Comparing to the number of control-circuit configurations 
proposed and in use to date, there are relatively few commonly-
used power-circuit configurations. The utility of the power 
circuit design optimization is thus widespread and well-defined. 
Consequently, given the limited nonlinear-programming capability 
currently demonstrable, a practical and useful design optimization approach 
can be formulated, which consists of the following two major steps: 
1) Design the power-circuit parameters to achieve the weight-loss 
optimization of a given power circuit configuration that will 
meet all power-dependent performance requirements. 
2) Based on the power circuit parameters thus obtained~ guidelines 
to design detailed control-circuit parameters to meet specified 
control-dependent performance requirements are then used to ful-
fill the design of a complete power converter. This step does 
not involve the use of a nonlinear programming routine. Design 
guidelines for control-circuit parameters will be conceived 
analytically based on the Control Design Subprogram currently in 
progress, and should become practical in the near future, 
At present, the generation of design guidelines mentioned in step (2) 
appears to be the likely major thrust of near-term power-converter modeling and 
analysis. Undoubtedly, many significant contributions are forthcoming from 
industry/university/government research effort, both here and abroad. The 
emphasis of the design optimization here is placed on ~tep (1). It is hoped 
that the work reported here will provide the needed complement for results 
emerging from the step (2) effort. Together they are expected to shape the 
standardized power-converter design approach in the foreseeable future. 
In the following sections, the methodology implementation of the step (1) 
design optimization is discussed. 
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6.4 IMPLEMENTATION OF DESIGN OPTIMIZATION 
Continued rapid growth by applied optimization as a scientific discipline 
has been fostered by the application of optimization theory and the high-speed 
computer developments. In power converter design, it follows naturally that 
the key in implementing the design optimization rests on the availability 
of suitable mathematical and computer techniques. 
6.4.1 A General Mathematical Approach Based on Lagrange Multiples 
Quite amenable to generalization, optimization theory in terms of 
Lagrange Multipliers [12] provides a practical method in seeking an extremum 
for the objective function f(x, k), subjecting to a total of "j" constraints. 
The method forms a function F, where 
Here, the hjls are Lagrange Multipliers independent of XiS. 
an extremum, the requirement-is 
aF 
= ax. 
1 
0, i = 1,2,---n 
( 154) . 
(155) 
For "F" to have 
( 156) 
From gj = 0 and aF/3Xi = 0, a total of (j+n) equations are available to solve n 
variables and "jll Lagrange Multipliers. Applications of this method to simple 
converter optimization problems occasionally yield analytical optimum solutions 
[15]~ However, when the problem transcends the simple component level, the 
method becomes impractical i.11 yielding the optimum design in closed form. 
I 
.... 
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6.4.2 Nonlinear Programming Techniques 
Most larger problems arising from practical power converter applications 
are sufficiently complicated to defy closed-form solutions. To identify nu-
merically an optimum design, one has to resort to nonlinear programming 
algorithms to provide fast convergence to opimum solutions from a reasonable 
set of input parameters. From the numerous existing methods of nonlinear 
programming, twa popular ones were selected to test their utilities in power 
converter optimization: the method of reduced gredient [14], and the method 
of penalty functions [13]. The particular codes used to implement these two 
approaches are, respectively, the Generalized Reduced Gredient (GRE) and the 
Sequential Unconstrained Minimization Technique (SUMT) [13,29]. The effect-
iveness of each code depends greatly on the global and local properties of 
the particular multi-dimensional problem to which the method is applied. Th~ 
dependency makes it difficult to compare obje,ctively the general merits of 
different algorithms. Based solely on our application experience to date, 
both codes handle simple-to-moderately-simple optimization problems equally 
well. However, the SUMT code seems to have been most effective in achieving 
convergence for complex and highly nonlinear converter optimization problems. 
At this juncture, a note is in order to clarify the meaning of the 
penalty function. A penalty function is one, which, when added to the 
original objective function f(x,k) to form'a penalized objective function 
fp(x,k), will detract from achieving a minimum objective when an associated 
constraint within gj(x,k,r)=O is not satisfied. The particular penalty 
function used in the SUMT code is the quadratic for of 9j' which gives: 
j 
f = f + C E [g.]2 
P 1 J 
( 157) 
Here, c is the weighting coefficient when a minimum of fp is desired. It is 
apparent from this equation that the constrained minimum of f(x,k) subjected 
to constraints 9j=O is identical to the unconstrained minimum of fp(x,k) when 
'c"approaches infinity. The SUMT code thus accomodates the initial "C", the 
conditions under which "C" is to be increased, and the criterion of bypassing 
the increasing "e" when the intended minimization has run its course. 
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6.5 APPLICATION EXAMPLES BASED ON THE METHOD OF LAGRANGE MULTIPLIERS 
6.5.1 Inductor Design Optimization 
In this example, a simple inductor design optimization is used to 
illustrate the application of the Lagrange Multipliers. Quite often in 
actual inductor design, the designer wishes to identify a core to achieve 
a certain inductance and to accomodate all windings for which the conductor 
size of each turn has been predetermined empirically 6rintuitively.on a 
circular-mil-per ampere basis. In this case, one is not interested in an 
optimum design strictly from an overall weight-loss viewpoint. All that is 
wanted is the selection of a core that is just right; it is neither too small 
to accomodate physically all the windings nor is it too large to cause an 
excessive surplus in its electromagnetic capability in relation to that 
demanded by the specific inductor application. 
In this example, the following design parameters are needed: 
Known Constants "k" 
Ac: Predetermined cross-sectional area of one-turn conductor 
Bs: Saturation flux density of the core 
Dc: Conductor Density 
Di : Iron core density 
Fc: Ratio of one-turn conductor average length to core circumference 
Fw: The proportion of core window actually occupied by the conductor 
when the window is filled. 
Given Requirements "r" 
L: Inductance needed 
Ip: Peak current in the inductor winding 
Unknown Variables "X" 
A: Core sectional area 
N: Number of turns 
Z: Mean length of core 
~: Permeability of core 
! , . 
1 
, 1 
·1 
r 
.•.••..•. ~ ... »"" .•. ~,._ .a .. ,,~~ .. -~ 
Constraint Equations "g/ 
Two constraints are used to formulate the design. First, all magnetic 
core flux capability is utilized: 
(158) 
Next, all window area of the core is occupied: 
(159) 
In deriving (159), a core with a square sectional area A is assumed so that. 
the ci rcumference of the core becomes 4A 0.5. 
Objective Function IIf(x,k)tI 
In this example, one wishes to minimize the inductor weight W, which can 
be expressed as: 
W = f(x,k) = conductor weight + core weight 
= 4F 0 A NAO. 5 + O.AZ 
c c c 1 
(160 ) 
Having formulated the problem,it is recalled that the task here is to find 
solutions for the XIS so that W of equation (160) is minimized, and concurrently 
equation (158) and (159) are satisfied. 
Substl"tut,'n x f AO. 5, x2 for N
O
.
5
, d f Z u t' (146) t 9 1 or an x3 or ,eq a 10ns 0 
(148) become, respectively, 
(161 ) 
(162 ) 
( 163) 
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-h2[(Ac/rrFW)0.5XZ - (X3/2rr) + x1/2) (164) 
aF 2 2 
- h2/2 = ° (165 ) aX1 
= 4FcOcAcX2 + 20i X1X3 - 2hl BsX2 Xl 
aF 2 05 
= 0 (166 ) aX2 
= 8FcOcAcX1X2 - 2hlBsX2Xl - h2(Ac/rrFW) 
aF 2 
(167) aX3 
= 0i X1 + h2/2rr = 0 
From the five equations (161), (162), (165), (166), and (167), the five unknowns Xl to X3 and h1 to h2 can be solved. Solution of h1 and h2 are irrelevant to the inductor design. The relevant ones are: 
where 
LI A 0.5 A = X 2 = (_1_) ( Pc) s 1 3 BsrrFW 
2. LI rrF 0.5 -1 N = X2 = 3 ( AP W) 5 cBs 
LIpAc 1/4 Z = X3 = (2/frr) ( ) (S BsrrFW 
RF F ° 1/2 S = (l+-~) -1 D. 
1 
-1/2 1/2 
+.L 6 ) 
(168 ) 
(169 ) 
(170) 
(171) 
From these equations, the permeability and the weight of the inductor can be derived as: 
11 = 
B -5/4 A 3/4 -1/4 (2rr/I3) ( f ) (rr~) L S (S p W 
-1/2 1/2 
+ _5_) 
6 
3/4 -1/2 0i S2 ) S [6F cFW + Dc (s + '6 )] 
(172 ) 
(173) 
Equations (168) to (172) illustrate the particular set of A, N, Z, and ~ that will produce a minimum-weight inductor with inductance L, peak winding current Ip' conductor cross-sectional area Ac ' saturation flux density Bs ' winding factor FW' pitch factor F c' and densities Dc and D; for the conductor and the core, respectively. In these equations, A is in square meter, Z ;s ;n meter, W is in kilograms, and 11 ;s in Weber/Ampere-Turn-Meter. To converter the per;~leab; 1 tty into gauss/oersted, equation (172) 
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is divided by a factor 4HX10-7. Notice that if LIp is being replaced 
by V5, the volt-second content of the core, then the aforedescribed 
equations are perfectly applicable to designing transformers using 
rectangU 1 ar-loop core materia 1 s. When used that way, natura lly 
eq. (] 72) for permeabi 1 i ty is neither app 11 cabl e nor needed for rec-
tangular-BH-loop cores. 
To demonstrate the utility of these equations, the following con-
stants are assumed for the rnolypermalloy-poWder_core indUctor: 
FW ::: 0.4 
Fc ::: 2.0 
Bs ::: 0.35 Weber/meter2 
Dc ::: 8900 kg/1I1 3 
Di ::: 7800 k9/m3 
Us i og these constants and rna king the conversi ons to the 010 re famil i a r 
engineering units, then, with l expressed in microhenries, Ip in ~peres, 
and Ac in circular mils, eqs. (168) to (173) become: 
A ::: 2.8x10-4 1/2 
cli (LIpAc) (174) 1/2 
103 (LIp/Ac) 
turns (175 ) 1/4 
0.18 (UpAc) 
crn (176 ) 
-5/4 -1/4 3/4 6. 1 Ip L Ac GausS/Oersted (177 ) 3/4 0.001 (LIpAc) 
grams 
N <= 
Z ::: 
].J = 
W ::: 
(178) 
Notice that once l, Ip ' and Ac are known from requirements specified, the 
inductor weight is determined from eq. (J78) "ithout the need for actually designing the inductor. 
123 
r 
I 
r 
! 
l, 
~. 
! 
124 
6.5.2 Other Design Optimization Examples Using Lagrange Multipliers 
Following similar procedures outlined in Section 5.5.1, for an inductor, 
closed-form optimum solutions were obtained for the following designs: 
• 
• 
Optimum-weight inductor or transformer, with the loss in 
the magnetics given as a constraint. 
Optimum-loss inductor or transformer, with the weight of 
the magnetics given as a constraint. 
6.5.2.1 Optimum Weight Design for a Given Loss 
This example deals with the design of an inductor to be used in an 
input filter carrying a direct current, and therefore incurring negligible 
iron losses. The allowed copper loss for the inductor is given as a 
constraint. 
Known Constants "k" 
P = Copper loss allowed 
p = Conductor roes; stivity 
Bs ' Dc' Di' Fe' and FW are the same as the previous example. 
Given Requirements "VII 
Ip = Maximum direct current in the inductor winding 
L = Inductance needed at Ip 
Unknown Variables "X" 
A = The conductor size is now unknown 
c 
A, N, Z, and ~ are identical to the previous example. 
Constraint Equations IIg.1I 
J 
The copper loss of the inductor is: 
P - (4Id2. p F NAO. 5/A) = ° 
c c c 
The other two constrains are identical to eqs. (158) and (159). 
Objective Function "f(x.k)1I 
(179) 
To optimize the weight, the weight equation is identical to eq. (160). 
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Several significant character'istics exposed by these equations are: 
(1) For a given core material, the minimum weight expressed in eq. (185) 
can be directly calculated from the given L, Ip ' and loss limit P, 
without attending to the design details of the inductor. This 
feature should find great utility in parametric weight-loss trade-
off analysis. 
(2) Equation (185) prescribes one, and only one, optimum weight 
design for a given loss. Varying the conductor-to-core proportion 
in an alternate design would only result in a heavier inductor. 
Again using powder core as an example, for which the following parameters 
are assigned: 
Bs = 0.35 W/m2 Dc = 8900 kg/m3 
FW 0.42 -8 = p = 1.724 x 10 ohm-meter 
F = 1.9 D. = 7800 kg/m3 c 1 
Substituting these parameters into (180) to (187), and making necessary 
engineering-unit conversions, one has: 
I 4 2 2/5 
A = 0.00076 ( PpL ) cm2 (188) 
2 1/5 
N = 37.6 ( 1f.-. ) 
I 3 p 
turns (189) 
I 4L 2 1/5 
Z = 0.21 ( P ) P cm (190) 
1 1\3 1/5 
Ac = 2.68 ( P ) p4 ci r. mi 1 s (191 ) 
I 2L 1/5 
= 15.6 ( P ) II p3 gauss/oersted (192) 
I 12L 6 1/5 
W 0.0022 ( P ) = p3 grams (193 ) 
In these equations, Ip is in amperes, L is in microhenries, and P is in Watts. 
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6.5.2.2 Optimum-Weight Design for a Given Weight 
In addition to the two constraints shown as eqs. (158) and (159) con-
cerning the flux capability and the full window, a third constraint is the 
weight limit W, where 
1/2 W - 4F DNA A - D.AZ = 0 
c c C 1 (194 ) 
The objective function to be optimized is the loss p, 
p = 41 2 F N Al/2 / A p p c c (195 ) 
Performing similar manipulations as the 1 a.st example, the following closed-
form solutions can be obtained: 
A = W3/ 2 M-2 (196 ) 
N LIp 2 (197} = (l/Bs) ( 2/3 ) M 
W 
B F 2 4/3 
Ac = (~ ) (2M - 5rrD.M-2) ( __ W __ ) (198) 25D. 2rr 1 LIp 
1 
2 1/3 
Z = (l/Di ) [ M2 - (S/40)(2M-5nDi M-
2) ] W (199) 
B 2 
S 16F D FW 2 W 11 = ( _s_ ) [1 - (10)(1 c c )] (200) D. DiS I?L 1 
2 2 L21 4 25pnF cDi 1 p = ( ) ( p (201 ) 2 16FcDcFW ) ( 573 ) Bs FWM 1 - D·S W 1 
where 
(202) 
96F D FW 1/2 i~(l+ cc ) D. 
1 
(203) 
1 , 
1 
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Notice the "+" sign in eq. (203). Only that which produces positive Z, 
P, and ~ will be chosen. Again using the powder core for example with 
identical numerical values for B , FW' F , D , D., and p specified for 
s c c 1 
the previous example, one can obtain the following concise design equa-
tions: 
A = 0.045 W2/ 3 cm2 
N 0.635 LIp turns = ( 2)3 ) 
W 
l = 1.617 Wl/ 3 em 
7100 ( -\- ) gauss/oersted ~ = 
Ip L 
L21 4 
p = 4.12 x. 10-5 ( P ) watts 
W5/3 
W4/3 Ac 8881 cir. mils = (U- ) p 
Here, L is in microhenries, Ip is in amperes, and W is in grams. 
that from eqs. (204) and (206) with Di = 7.8 grams/cm3, 
D.Al = 0.57W 1 
(204 ) 
(205) 
(206) 
(207 ) 
(208) 
(209) 
Notice 
(210) 
Thus, for an optimum-loss inductor, the core weight (DiAl) should be about 
57 percent of the total inductor weight. 
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6.5.3. Design Optimization Subprograms Based on Closed-Form Solutions 
While the examples given indeed provide the closed-fonn optimum design,~ 
calculations of core dimensions, conductor sizes, weight, etc. still are 
rather tiresome when different core and conductor materials are involved. 
Consequently, the three sets of general closed-form solutions for the three 
previous examples in terms of Dc,Di,Fc,Fw,p,Bs,Ip,L,P, and Ware' implemented 
respectively into three user-oriented computer subprograms, completed with 
user instruction, input request, input summary printout, and the optimum 
des i gn resu lts . 
For example, upon executing the subprogram concerning optimum weight 
inductor design for a given loss, the computer will print out the following 
user instructions: 
[ RUNX.I=INDOS2.& 
THE OI: .IECTlVE OF TH I': P~DI3RAM I.s TO PERFOR~l Ali 
OPTH1U~1 I,.IEIGHT It1DUCH1R IIES1I3tl FOR A GIVEtl LOS:". 
TO USERS: PLEASE RERII THE FOLLOl>JI ril3 STATE~lEtlT 5 
CAREFULLY BEFORE EXECUTIIiG THE PROGRAM. 
THE rlEEDEII ItIPUT PARAMETERS ARE THE FOLLOl>I HIG: 
DC CONDUCTOR DENSITY IN 6RAMS~CUBIC CM. 
iF rIOT GIVEN BY THE USEF:, DC 18 ::!ET 
AT 8.9 BY DEFAULT. 
'D I CORE IIENS I 1"1' Itl 6F'A~lS.,'CUB Ie nl. 
IF NOT GIVEN BY THE USEP, DI IS SET 
AT ?8 BY DEFAULT. 
Fe RATI 0 OF AVERAGE CtlE TUF.'!'j LEtiGTH TO THE 
CORE CIRCUMFERENCE. 
I F rIOT G I VE!'b FC IS :?ET AT 2. BV IIEFAUL T • 
1"1,.1 PATI 0 OF CONDUCTOR AF:EA TO 1.01 HlDOl>J AREA. 
IF NOT GIVEN. FW IS 3ET AT .4 BV DEFAULT. 
PHD: cOt-muCTOF.: F.·ESISTIVIT\' Itl OH~l-'·lETER. IF 
tlOT G I'· ... EI1. F.'HO I S :SET AT 1. 724E-::: B'y DEFftUL 1 • 
P DESIGNED POWER LOSS IN WATT~. 
B: : MA~IMUM FLU~ DENSITY' IN ~ILOGAUSSE2. 
IF' : PEAl', rtmucTOF' CU":REIH HI At'lPEPES. 
L : DESGNED INDUCTANCE IN MICROHENRIES. 
PLEA:E GIVE INPUT DATA FOR L.IP.1S,AND P BELOW. 
PLEASE AL.~O GIVE rrlDl'o..'IDtiAL ItiPUT DATA FO" DC ,III. 
Fe • FI," , At'm RHO IF Atf"" OF IIEFAUL TED SETT ltl13S IS 
NOT DESIREII. 
110 HlPUT I~ NEEDEII IF IIEFAUL TEII ;!,ETTItI6S ARE USErI. 
FOR AN~WEPS AT THE END OF THE PUN, 
A I~ CORE AREA, Z l~ MEAN CORE LENGTH, 
N IS NUMBER OFf URNS, U IS PERMEABILITY, 
A2 IS PRODUCT OF A AND Z,AC IS CONDUCTOR AREA PER 
TURN,W 12 OPTIMUM INDUCTOR WEIGHT FOR A 6IVEN P. 
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Subsequently, the computer requests input data from the user with regard 
to Dc,Di,Fc,Fw,p,P,Bs,Ip' and L. For the first five
3P
arameters, the inherent 
values set by the subprogram are B.9 g/cm3, 7.B g/cm , 2.0,0.4, and 1.724xlO-B 
ohm-meter, respectively, representing the commonly-used copper density, core 
density, pttch factor, fill factor, and copper resistivity. These values can 
be supplanted by a user's own design numbers. However, if no user inputs with 
regard to these parameters are received, the subprogram will acknowledge user's 
default by utilizing the inherently-set values. The power loss P, peak current 
Ip' and the inductance L at Ip are, of course, individually assigned by the 
user for specific applications. 
In this example, the user needs a 200-~H inductor carrying a peak current 
Ip of 4.5 amperes and utilizing a flux density Bs of 3.5 kilogauss (e.g., a 
powder core). The loss allowed by the user is 0.699 watts. For Dc,Di,Fc,Fw" 
and p, the user defaults the input; those set inherently by the subprogram 
will be used. The user thus responds to the computer input request by typing 
the fo 11 owi ng: 
:UI 
? L=200.,lP=4.5,BS=3.5.P=0.6991$ 
Upon completing the input data, the computer will print a summary of 
assigned input parameters including the defaulted ones: 
'foB 
DC = ;~. 9 ~ 
Dr 
'" 
7.8~ Fe = 2. (I, 
Ft.! 
'" 
4.0E-Ol. 
PHD - 1. 724E-OI;;. 
p .. 6 .';i';ilE-(il • 
I:S 
-
3.5, 
IP = 4.5. 
L = 2.0E+02, 
, ,~ l~ _GtN~ fft.~td·.l u 
_ J.OOKQUALl1'Y " 
. 
t 
1 
.~- t j 
l j l 
I 
1 
~ 
I 
'f 
I; 
I 
t , 
t 
\ 
I, 
~. 
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The optimum design values are then computed by the subprogram and 
delivered as outputs: 
• 11 = b.939E-Ol 
Z = 6.391E+OO 
t'i = .3.661E+Ol 
U = 1.094E+02 
f12= 4.435E+OO 
AC= 2.419E+03 
toJ = € .• 085E+Ol 
SGIUARE CEtlT II'lE rERS 
CENTIMETERS 
TURliS 
GAUSS/OERSTED 
CUllI C CENTI"'F-"=~ 
CIRCULAR MIL, 
GRA~lS 
Based on the calculated A,Z,~, and Ac' a compatible design using the 
comnercially-avai1ab1e components ;s either core 55930 of Magnetics, Inc:;, 
or core A930157-2of Arnold Engineering, with a wire size of #17 AWG. Such 
a design guarantees a loss limt aruund O~7W as specified. From the printout, 
the total inductor core-and-winding weight is about 61 grams. 
The cost for this de$ign session is $0.51. This compares favorably to 
hours of laborious and suboptimum design iterations needed by an experienced 
designer using the long-hand approach. 
Similar subprograms are conceived for the other two examples previously 
described. Details regarding these user-oriented subprograms are shown in 
Appendix L, in which the computer input program and a sample run are included 
for each of the following design optimization: 
INDOS 1: Optimum-weight inductor with wire size predetermined. 
INDOS 2: Optimum-weight inductor with a given loss constraint. 
INDOS 3: Optimum-loss inductor with a given weight constraint. 
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6.6 APPLICATION EXAMPLES BASED ON NONLINEAR PROGRAMMING TECHNIQUES 
6.6.1 Input Filter Design Optimization 
The optimum-weight designs for two different input-filter configurations 
are compared. A conventional LC filter is shown in Figure 32(A)9 where R is 
the winding resistance of L. Another configuration, shown in F~gure 32(B), 
is a two-stage filter [30], in which R1 and R2 are winding resistances of 
L1 and L2, R3 is the lumped sum of ESR of C1 and a much higher external 
resistance added in series with Cl, and C2 is a high-quality capacitor (e.g., 
po1ycaroonate type) with a negligible ESR. The advantage of the two-stage 
filter from a performance viewpoint is that while a high efficiency can be 
maintained as C2 handles most of the switching current, the resonant peak-
ing of the entire filter is being contro~led by the external resistance R3 
in the first stage. The resistance incurs negligible losses, as negligible. 
current flows in C1 during normal operations. 
The known constraints, given requirements, unknown variables, constraint 
equations, and the objective function are formulated for both filters. Being 
a much more complicated problem, closed-form solutions for the two-stage 
filter are unattainable. 
Parameters Ll, L2, Cl, Rl, R2, and R3 along with the design of magnetics, 
are therefore numerically determined by invoking the SUMT nonltnear program-
ming routine. Detailed formulations and significant numerical results can 
be found in Appendix M. One aspect worth noting here is the higher optimum 
weight of the two-stage filter in relation to its single-stage counterpart 
when they are designed to meet identical peaking, attenuation, and efficiency 
requirements. For given attenuation requirement, the weight difference will 
increase with a lower allowance on either the resonant peaking or the power 
loss. 
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Figure 32 Single and Two-STage Input Filters 
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6.6.2 Design Optimization of a Complete Converter Power Circuit 
This example deals with optimization on a vastly-expanded scale - an 
optimimum weight design for a complete buck converter power circuit shown 
in Figure 33, which includes a two-stage input filter. (See Appendix P). 
Here, Rl to R3 are winding resistances of Ll to L3, respectively. The 
input filter is composed of Ll-Cl-R4-L2-C2, with L3-C3 being the output filter, 
and RC being the ESR of C3. Counting in addition the area A, turns N, length 
Z, and conductor area AC required to completely define each inductor, and in-
cluding the switching frequency F, a total of twenty-three variables are 
involved. These variables, along with design constraints that include effi-
ciency. source current ripple, output voltage ripple, input filter resonance, 
full utilization of inductor window areas, and no tnductor saturation, are 
presented in Table 4. Most constraints are complicated nonlinear functions 
of the aforementioned variables; the most complicated one being equation (1) 
of Table 4, which includes copper losses, semiconductor conduction losses, 
capacitor dissipations, and frequency-dependent core losses and semiconductor 
switching lesses. The objective of the optimum design is to solve for all 
variables, with the intent to satisfy each constraint, and concurrently 
minimize the optimization criterion - the total weight of copper, iron, 
and the capacitors. Notice in particular the switching frequency 
is not a pre-set value; its optimum selection is an integral part of the 
total converter design. 
The known constants, given requirements, unknown variables, constraint 
equations, and the objective function for these problems are presented next. 
6.6.2.1 Known Constants 
The following known constants are assumed: 
Fci : Pitch factor for li' where i=1,2
,3 
FWi : w'inding factor for Li , wh
ere i=1,2,3 
. p: Common resistivity for Li , where ;;1,2,3 
Di ;: Core density for Li' where i=1,2,3 
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Figure 33 A Buck Converter Power Stage with a Two-Stage Input Filter 
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Taole 4. Design Optimization Summary 
~ Variables Ll L2 L3 Rl R2 R3 R4 C1 1:2 C3 F . 
A Core Cross-sectional area X X X 
N Number of turns X X X 
AC Area per turn of conductor X X X 
Z Mean length of core X X X 
L Inductance needed X X X 
R Winding & external resistance X X X X 
C Capacitance needed X X X 
F Switching frequency X 
ReqUirements Constraints 
Po = Output power 
Po(l-e)/e = (input filter loss) 
e = Minimum efficiency required +(transistor and diode losses) 
Ei = Input voltage range +(output filter loss) (1) 
S = Frequency-dependent source ripple S = f 1(Ll,L2,L3,Cl,C2,R4,F,Po,Ei ,Eo) (2) 
Eo = Output voltage 
r = Output ripple r = f 2(L3,C3,RC,F,Ei ,Eo) (3) 
P e = Haximum input-filter resonant pe!lking Pe= f 3(C1,C2,L1,l2,R4) ( 4) 
Full window f4(ACk,Nk,Zk,Ak) = 0, k=l ,2,3 (S ,fi ,7) 
Nn inc1l1ctor saturation fs(Nk,Ak,Lk,Po,E i ) =0, k=l,2,3 (R,9,10' 
OQtimization Criterion 
Weight W = Iron weight + Copoer weight + capacitor weiqht 
= f7U: (Ak·Zk)] + fa( ~Ck·Nk· Ak) + f9(~ Ck) 
~ ~ "., a" >,-", '. j. 
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Dei: Conductor density for Li , where i=1,2,3 
Bsi : Saturation flux density for Li , where i=1,2,3 
DCp;: Weight per microfarad for Ci , where i=1,2,3 
Vst: Collector-emitter drop when Q conducts 
Vbe: Base-emitter forward drop of Q 
Tsr : Transistor switching rise time 
T
sf : Transistor switching fall time 
Vd: Forward diode drop 
Tnd : Diode turn-on time 
Tfd : Diode turn-off time 
T
re
: Diode recovery time 
0e(F): Frequency-dependent core-loss factor for inductor L3, 
which processes a larger ac flux. 
6.6.2.2 Given Requirements 
The given requirements are the following: 
PE: Input filter resonant peaking limit 
Po: Output power 
Ei : Input vol tage 
Eo: Output voltage 
s(F): Frequency-dependent source conducted interference 
137 
1 
j 
I 
1 
i 
r 
I 
" 
~...,-.-, ... 
~~-~ .. 
r.: Output ripple 
1 
Sufficient core window 
No magnetics saturation 
6.6.2.3 Unknown Variables 
The unknown variables x = (x1 .... xn)T are the following: 
Ri : dc resistance for Li , i=1,2,3 
Ll ,L2,Cl ,C2 
R4,L3,C3: Input/output filter parameters 
Ai: Cross-sectional areas of inductors Li , i=1,2,3 
Ii: Mean length of inductors Li , i=1,2,3 
Ni : Number of turns for Li , i=1,2,3 
Aci: Winding areas per turn for Li , i=1,2,3 
F: Switching frequency 
6.6.2.4 Objective Function' 
The objective function f(x,k) in this example is the total iron, 
copper, capacitor, and semiconductor weight. Since the semiconductor weight 
can be considered as fixed, the function f(x,k) becomes: 
f(x,k) = core weight + winding weight + capacitor weight 
= E D .. A.Z. + 4EO .A9· 5 F .N.A . + ED .C., 11 1 1 C1 1 C1 1 C1 CP1 1 
1=1,2,&3 (211) 
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6.6.2.5 Constraint Equations 
The constraints 9j(x,k,r} = 0 include the following expressions: 
Loss Constraint~ 
In this constraint, the sum of all component losses should not 
exceed the total losses allowed by the minimum efficiency requirement, or, 
P' f + Pt + Pd = P f" + Pd < P (l-e)/e 101 C - 0 (212) 
(213 ) 
~ Transistor conduction loss 
+ base drive loss based on a forced Bets of 10 
+ turn-on switching loss 
+ turn-off switching loss 
PVst 
= 
-r. 1 
0.1 PoVbe 
+ E. 
1 
Ei T sr F 
eo 
(Ei-Eo)Eo ] 
+ 6 Eo 2L3EiF 
Ei T sfF ro (Ei-Eo)Eo ] + 6 Eo - 2LliF (214) 
Pd = Diode conduction loss 
+ turn-off and recovery loss 
+ turn-on loss 
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(Ei-Eo)PoVd 
= E E. o 1 
E.F(Tfd+3T ) rO (E;-EO)EO] + 1 re 12 Eo - 2lliF 
E;F Tnd ro (E;-Eo)Eo ] (215) 
+ 12 r + 2l3EiF 
0 
P ofi = 
Output-filter inductor core loss 
+ output-filter inductor copper loss 
BOc
o 
(E i -Eo)Z3 0e (F) 
= Nli 
4pF C3N3A30. 5 [Po 
2 (E;-Eo)Eo r 
+ + 
(216 ) 
Ac3 Eo Rl3EiF 
(217) 
Notice the dependence of these losses on the switching frequency F in 
equations (214) to (217). Th;s ;nc1udes the core loss expressed ;n (216). 
where 0e(F) relates the width of the inductor f1ux-vs-ampere-turn loop 
to frequency F. 
Source EM! Constraint 
The frequency-dependent source EM! requirement has a 
constant peak-current allowance of liS" amperes when the frequency is be-
low 2kHz, and decreases logarithmically from 2kHz on. The input filter 
must be designed so that: 
Required attenuation at ~ 
switching frequency F 
EM! Requirement at F 
Fundamental switching current 
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Analytically, this relation becomes: 
< 
where: 
A = 
B = 
D = 
1 
( 
1/2 1/2)3 1 
2nF L1 C1 IT 
C2 ( 1/2 1/2)2 
- C 2nF L1 C1 1 . 
s 
[1 + ( __ F __ )2]1/2 
2000 
2Po Sin 
nEo 
nEo E. 1 
(Ei-Eo)Eo Cos (ITEo 
L3 FIIEi E. 1 (irOs R4 L 1 
-
\n (ITE/Ei ) ) 
IIEo!Ei 
Other Input Filter Design Const~aints 
(218 ) 
(219 ) 
(220) 
(221 ) 
In addition to source EMI, other critical design aspects of an input 
filter include its forward resonant peaking and its output impedance, as 
they are improtant in determining the audiosusceptibility performance and 
the control-loop stability of the regulator. While these filter character-
istics normally are not included in the regulator specification sheet, the 
inc1udsion of the self-imposed resonance and impedance characteristic be-
comes highly desirable in order to ensure that the optimum-weight power 
. 
circuit design will be compatible with its companion control circuit. In 
this example, the requirement IIPE II concerning 
is imposed as a design constraint: 
2 R4 C1 1 + L.j-
(PE)~ < 
the resonant peaking limit 
(222) 
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Output Ripple Constraint 
The output ripple should be smaller than the corresponding requirement 
specified: 
f r. , 
Windo~_~rea Constraints 
{223} 
All inductor windings must be accommodated within the physical confine 
of the available core window, taking into account the proper winding factor 
FW. Thus, for inductors Ll to L3, 
( 
N.A . )1/2 Z. A.l/2 
, c, _, +' = 
nFW' - 2n 2 
. , 
Operating Flux Density Constraints 
0, i = 1, 2, 3 (224) (225) 
(226) 
The inductors must not be operated beyond the intended flux density 
levels. In this example, the intended levels are taken as the saturation 
level Bsi ' Since L1 and L2 only conduct direct current, 
L.P 
A ' 0 N .• - E B 
" e i si 
= 0, i = 1, 2 (227 ) 
(228) 
(229) 
Having defined all constants, requirements, variables, objective functions, 
and constraints, the goal of this design example is to solve all variables 
to satisfy each constraints specified in eqs. (212) to (229), and con-
currently to minimize the quantity specified in eq. (211). 
Obviously, a problem of this complexity is not amendable to c1osed-
form solutions. The SUMT code is used to seek optimum solutions numer-
ically. The program listing, containing mostly constraints and their first 
and second derivatives with respect to variables within the constraints, 
is given in Appendix N. 
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Numerically" the following numbers are set to represent a practical 
converter: 
Po = Output power = 100w 
e = 0.92 at highest Ei at room temperature 
E; = 20V to 40V 
F
ci ,:1.9 
FWi = 0.4 
p = 1.724 x 10-B ohmmeter 
VST = 0.25V at BA 
Vbe = O.BV 
, -6 Tsr = 0.15 x 10 sec 
-6 Tsf = 0.2 x 10 sec 
VD = 0.9V at BA 
Tnd = 0.03 x 10-6 sec 
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-6 Tfd = 0.05 x 10 sec 
-6 Tre = 0.03 x 10 sec 
(PE)l = 2.0 
(PE)2 = 0.333 
Bsi = 0.4 Weber/meter2 
r i = 0.01 
RC = 0.4 ohms (T= -30°C) 
D .. 
11 = 7800 kg/m
3 
DCi = 8900 kg/m3 
KCPl = 210 kg/fa rad 
KCP2 = 1100 kg/farad. 
Kc3 ~ 72 kg/farad 
Two sets of optimum design results are illustrated in Table 5. The 
difference between them is that design #1 assumes a three-times higher ESR 
for the output-filter capacitor and a five-times more stringent source EMI 
requirement than those of design #2. In each design, all RLC parameters, the 
switching frequency, the design details of all magnetics, and the minimum 
weight, are collectively achieved in a single computer run which yields a 
minimum component-weight design. 
1 
1 
Table 5. Optimum Converter Component Weight 
I 
'1\ 
I VARIABLES DESIGN #1 DESIGN #2 II (R = 0.3n, S= O.lA) (Rc= O.ln, S= 0.5A) e 
Zl (em) 5.10 3.11 
A1 (em2) 0.438 0.161 
N1 (turns) 40 21 
r 
ACl {mm2} 0.775 0.519 
Z2 (em) 3.86 2.35 
~ A2 (em2) 0.251 0.092 N2 (turns) 22 12 
AC2 {mm2} 0.756 0.507 
r 
Z3 (em) 7.84 5.20 
A3 (em2 ) 0.694 0.235 
N3 (turns) 56 36 
AC3 {mm2} 1.9 1. 21 ') 
Ll (llH) 253 53.7 J 
L2 (llH) 84 17.9 
L3 (llH) 192 53.5 
C1 (llH} 89.5 47 
C2 (llH) 30.8 10 
C3 (llH) 710 . 325 
R1 (mn) 41. 5 20.9 
R2 (mn} 17.9 9. 1 
R3 (mn) 25.3 18.3 
R4 (n) 2.97 0.94 
F (kHz) 22.0 43.9 
W (grams) 239.5 78.1 
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Notice the impact of ESR and source EM! on the two data columns of 
Table 5. For the same loss constraints every parameter of Design #2 is 
smaller than its counterpart of Design #1. The only exception is the ana· 
lytically-determined optimum switching frequency, where the 43.9 kHz for 
Design #2 is almost twice that of the Design #1. As a result, the combined 
magnetics and capacitor weight of Design #2 is barely one-third of that for 
Design #1. 
Prior to concluding this example, the following SUMT application 
experiences are stated. 
• Being primarily a research tool not specifically designed for power 
converter optimizations, a user generally needs to experiment with 
SUMT to realize its capabilities as well as its limitations. 
• To save computation time, the number of variables should be reduced 
to a minimum by combining all interdependent ones. 
• Numerically, the gj1s vary over a very wide range. To avoid conditions 
where certain gj'lS in the equation for fp(x,k) may be so large as to 
obscure the effects of the rest of the gj'S, each gj must be properly 
scaled to insure that the-effect of violating a given constraint is 
of the same order of magnitude as that of violating any other constraint. 
• Depending on the problem involved, the initial set of guesses for 
optimum solutions can be very important in determining the rate of 
convergence. The SUMT used in various converter-optimization appli-
cations tended to perform well in the presence of good startirig guesses 
of variables for constraints whose global and local properties are 
"well behaved". On the other hand, the guarantee that is "almost 
always converges" is not inherent in SUMT, nor is it expected from 
other algorithms in the forseeab1e future. This difficulty is the 
single most critical area when design optimizations via nonlinear 
programming techniques are attempted. 
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6.7 NEEDED IMPROVEMENTS ON DESIGN OPTIMIZATION 
While a practical design optimization approach has been successfully demonstrated to solve specific complex problems, it is not the intention of this report to paint an over~simplified picture concerning power converter design optimization in general. 
To start with, one must realize that an optimization is generally asso-ciated with physical phenomena. Thus, the design optimization i~ of practical value only when there exists an accurate understanding of the physical prin-ciples and mathematical models upon which the design constraints and the design constants all depend. Since weight and loss generally are used as power-converter optimization criteria, knowledge of power-device weight-loss characteristics is thus a prerequisite to a successful optimization. Of these characteristics, the more important ones are: 
• The accurate core-loss data as a function of the switching frequency and the asymmetrical rectangular-waveform excitation. 
• The "effective resistance" of magnetic windings in high-frequency, high-current applications. 
• An acceptable semiconductor switching-loss profile for power trans-istors and diodes in a given magnetics-semiconductor power-circuit configuration, and the likely impacts exerted by the commonly-used means of energy recovery of switching losses. 
These characteristics, at the present time, are insufficiently defined. Considering that they are needed in the day-to-day design effort withollt any excursion into the realm of optimization, better understanding of compo-nent behavior must be regarded as a necessity that is long overdue. Without further knowledge of these characteristics, the selection of the optimum switching frequency, which is the most important parameter in power converter design and weight-loss tradeoff, will continue to be determined empirically. Since the optimization results are as accurate as the participating design constants and constraints, the desi~n optimization approach thus brings into sharp focus the pressing need for knowledge of these characteristics. 
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Furthermore, since most practical power converter optimization problems are sufficiently complicated to defy closed-form solutions, the availability of powerful and fast-convergent nonl inear prograrrmi ng al gorithms is indis-pensable. However, no general-purpose algorithms can be expected to cope with specialized nonlinear power converter problems. Consequently, the development of dedicated computer optimization routines for a given class of power converters will likely become a highly specialized yet essential research area. 
6.8 CONCLUSIONS AND FUTURE EMPHASIS 
A practical power converter design optimization approach is proposed, and its implementation is discussed. Through practical engineering design examples, the approach is demonstrated to greatly facilitate several'endeavors heretofore regarded as difficult or unattainable: 
(1) It allows a cost-effective optimum design for a power component or a complete power converter, down to the component level. The design includes the identification of the optimum sWitcning frequency and detailed magnetics design parameters. Not· only meeting all power-dependent performance requirements, the optimization of either the weight, the loss, or any other realizable entity of a power converter can be achieved. 
(2) The design takes into account the interdependent nature of the vari-ous functions within a power converter (e.g., the impact of output-filter parameters on the input-filter design). The total computer cost for a complete power circuit design is within the $20-to-$40 range, which compares favorably with days of suboptimum, piecemeal, hand-iterated design effort. Savings in both design and df.welopment cost are thus achieved •. 
(3) It provides a fast and accurate weight-loss trade-off as well as a means for ready assessment of the impact of a given requirement or a particular component characteristic on an optimum design. 
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(4) It can assist the power system designer to conceive the optimum system configuration and the proper converter specifications to achieve an overall optimum system, thus setting the stage for a more "scientific" design approach without relying heavily on subjective judgements. 
Proper fostering for power-converter design optimization takes the form of accurate device characterizations and dedicated programming developments. These needed improvements are briefly outlined. 
The importance of identifying an optimum design among all designs is underscored by the fact that, all other performances being equal, the design that is best in a specified sense is the one that usually prevails. However, being extremely hardware oriented and forever engrossed with necessary evils such as ·schedillle ll and "cost", a converter designer often considers the design tasks successfully fulfilled even though the design itself may be, knowingly ur unwittingly, quite "suboptimum". With the advent of high-speed computers an~ improved algotithms, applied optimization has become increasingly popular in all engineering disciplines. It is for the promotion of this trend in the field of power converter design that the optimization effort reported here is dedicated. 
Future emphasis of the design opt~\mization will focus on two efforts: 
(1) To find a means to "normalizell the various constraints such that each constraint is properly weighted and evenly penalized. In this way, placing particularly-severe penalties to certain constraints can be avoided, and convergences of all constraints become attainable. 
(2) Based on improved normalization, design optimization will be performed for the buck-boost and boost power circuits shown in Figure 34(A) and (B). Des'ign equations relating variables to requirements will be generated in a manner similar to those used in this report for the buck converter. 
Having gained valuable experiences, the confidence level of successfully ful fill i ng these emphases ; s hi gh. It is expected that the resul ti ng subpro-grams will be widely utilized in the design of the three j(tOst cOl1l11bnly used power converter configurations. 
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OPTIMIZATION CRITERION: 
Minimize the Sum of: 
• Core Weight 
• Winding Weight 
• Capacitor Weight 
• Heat Sink Weight 
Figure 34(A) Design Optimization for Buck Boost (onverter 
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7. SYSTEM ANALYSIS SUBPROGRAM (SAS) 
The system Analysis Subprogram is intended to extend the design opti-
mization and performance analysis from the equipment level to the system 
1 eve 1, thus provi di ng power process i ng engi neer wi th des i gn and 'tradeoff 
tools. The subprogram categories thus include system configuration design 
and system performance (dynamic intra-system interactions), which represent, 
respectivelY,the extension of DOS and PAS. 
A complete system configuration study is,by nature, quite complex. It 
involves at least the following considerations. 
Optimum criterion: Cost, weight, reliability 
Design considerations: Payload, environment, operating cycle, 
& life requirements 
Special load equipment 
Power source and. energy storage 
Power distribution 
A system engineer is responsible for the definition and information 
collection regarding the first three items. The last two items, in con-
junction with the power processing equipment, are the basic constituents of 
the systems analysis subprogram. 
As stated previously, an overriding constraint in conducting the system 
analysis is the prohibitive complexity and therefore, the attendent modeling 
and analysis cost including that of the computation time. By necessity, then, 
the SAS effort must follow closely those involved in DOS and PAS so that 
merely an extension of the established techniques instead of the generation 
of new dedicated techniques is needed. 
For this reason, the system analysis conducted in this MAPPS phase is 
composed of the following two efforts: 
(1) The extension of design optimization subprogram to the configuration 
design of a source-line regulator system. 
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(2) The extension of performance analysis subprogram to the CQst-
effective simulation of a 12th order power processing system. 
7.1 DESIGN OPTIMIZATION OF SOURCE-LINE-REGULATOR SYSTEM 
In this example, the buck power converter shown in Figure 33 is inte-
grated with a solar-array battery source of a known power density (kilogram/ 
watt). The converter mechanical packaging weight is also included in the 
overall design optimization. Since the converter loss is supplied from the 
power source, and since the converter packaging weight (heat sink included) 
increases with the converter losses, for a given output power it follows 
that the combi ned source-and-mech,ani ca l-package we; ght becomes heavier if 
more converter loss is allowed. On the other hand, experience also indi-
cates that the total converter component weight (magnetics and capacitors) 
tends to diminish with more allowable losses. Consequently, for a given out-
put power as well as a given source density and packaging density, there 
must exist an optimum converter efficiency at which the combined system weight 
including power source, converter packaging, and converter component, is at 
its minimum. The objective is to identify numerically such an optimum 
efficiency. The minimum efficiency requirem'lnt "e" used previously in 
Section 6 for component weight optimization only thus is no longer a design 
constraint. Instead, the efficiency becomes an unknown variable in this 
design. 
Comparing this example to that of Section 6, the difference formation 
of design variables, design constants, performance requirements, and the 
objective function are as follows: 
• Efficiency lIe ll becomes a variable in addition to the twenty-three 
variables listed in Section 6. 
• Two more design constants, KS and KH, for source and packaging 
densities respectively (in kilograms per watt), are added to the 
twenty-eight constants. 
• Efficiency lIe ll is no longer a performance requirement. All other 
requirements in Section 6, however, remain applicable to this example. 
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• The loss constraint used in Section 6 is eliminated. The sum of all losses, i.e., the quantity 
is being used in this example as part of the new objective function. All other constraints remain effective in this example . 
• The new objective function for this example is: 
W = Core Weight + Winding Weight 
+ Capacitor Weight + Source Weight 
+ Packaging Weight 
= E D .. A.Z. + 4 L 0 .A9· 5F .N.A . 11 1 1 C1 1 C1 1 C1 
+ L 0 . C. + (PO + L P ) ( KS ) Cp1 1 
,i=1,2,3 (230) 
Since EP has been shown previously in Section 6 to be a function of multiple factors: 
(231 ) 
it can be seen that, after all variables are numerically identified by the SUMT processing, the term (EP) can be calculated to reveal the particular converter efficiency that will produce a minimum combined source-converter weight. 
The SUMT program listing is given as Appendix O. Numerical values for constants, requirements, and formulation of constraints are identical to those used in Design #1 of Section 6. Two sets of optimum design results for minimum system weight are illustrated. in Table 7. The difference between them is the diffet'ent source density Ilks" and packaging density "kh" assumed. Several impacts exerted by different KS's and kh's are noted: 
• As expected, a decrease in kg/w of source and package densities allows more loss in Design #2 to achieve an optimum-weight system. The system 
II 
Table 7. Optimum Source-Converter System 
\ , 
VARIABLES DESIGN #1 DESIGN #2 
(kS = 65 g/w. kh = 65 g/w)(ks = 16.3 g/w.kh = 325 g/w) 
Z1 (cm) 4.98 4.63 1 
Al (em2) 0.413 0.360 I I 
Nl ( turns) 25 35 I 
ACI ~mm2l 1.13 0.70 I 
Z2 (em) 3.79 3.53 j 
t A2 (em2) 0.238 0.207 
N2 ( turns) 14 20 
~ AC2 {mm2} 1.133 0.701 (cm) \1 f' Z3 7.87 6.87 (1 
f A3 (cm2) 0.395. 0.53 
'j 
I r N3 ( turns) 43 40 AC3 (1l1I12) 2.6 1.68 ~ ij 
Ll ( lJ~l) 154 188 
L2 (lJH) 51 62.7 
L3 (lJH) 101 126 
C1 (lJH) 133 108 
-C2 (lJH) 19 15 
C3 (lJH) 1346 1075 
Rl (mn) 18.3 39 
R2 (mn~ 8.1 17 
R3 (mn) 13.5 22.5 
R4 (0) 0.81 0.99 j j 
F ( kHz) 22.1 22.2 I 
W (kg) 7.56 2.17 .j 
EFF. ( %) 94.12 93.60 J , 
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efficiency is reduced from 94.1% of Design #1 
to 93.6% of Design #2. 
The 94.1%, incidentally, represents nearly the
 maximum possible ef-
ficiency consistent with the various design co
nstants specified. 
• For a four-to-one reduction in source densi
ty, the optimum efficiency 
only decreases from the approximate maximum li
mit by 0.5%. Since the 
realistic source density (includ'ing source and source co
nditioning) 
currently available is in the prox'imity of tha
t used in Design #1, 
it is not surprising that the system designer
 has currently placed 
the highest ~mphasis on maximizing the converte
r efficiency. 
7.2 DYNAMIC PERFORMANCE ANALYSIS OF A 12TH O
RDER REGULATOR SYSTEM 
The emphasis of this example is to address the
 dynamic aspect of 
the system performances, particularly those in
volving hard nonlineari-
ties. Obviously, the most effective tool is s
ystem simulation based 
on propagation of the recurrent time domain st
ate equations described 
in Section 4. A boost regulator-inverter syste
m used in the NASA HEAO 
program, containing an equivalent of twelve s
tate variables. is used 
for this effort. The objective here is to demonstrate the f
easibility 
of simulating a large nonlinear system employ
ing state-space techniques. 
The system contains a fourth-order input filte
r, a fourth-order 
power stage including a second-stage LC filter
, a second-order load 
simulating the outputs of a square-wave paral
lel inverter, and a con-
trol circuit containing two energy-storage ele
ments. The simplified 
schematic of such a system is show in Figure 
35. 
Differential equat"ions of the power-stage con
figuration are 
t~epresented by equations (232) to (241). Two dummy vari
ables, e; 
and i o' are introduced to
 represent the nonlinear characteristics 
of the system. The differentiai equations for
 the control loop are 
described by equations (242) to (244). 
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. Input Fi 1 ter 
Energy Storage 'Inductor 
Output Filter 
~~_:_.~  ?~7.'~~~~~i~'r;J'.:-::~·'-:>a =~~',_'"".w' ¥;.".~~_,~ ,',. 
(232) 
(233) 
(237) 
(238) 
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(239) 
Simulated Converter Load 
(240) 
(241) 
In deriving the differential equation for the control loop, Figure 
the following assumptions are made: 
1. rhe integrator is operating in its linear region. 
2. The controi circuit has an insignificant load effect, 
The first assumption is always true even during the transient step 
change of trie input vol tage or the step change of the load. The second 
assumption holds true in normal-load operation. For open-load operation, 
the result deviates sli.ghtly but stilJ withi~ reasonable accuracy. The 
differential equations for the control loop are: 
dec n 
-=--v 
- dt C R C2 3 X 
(242) 
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deR RC5 . RC5 . 1 1 dt = C
4R5 
1 L4 - C4R5 1 LO + C4R5 v C5 - C4R5 e
R (243) 
The output voltage is: 
eO = RC5 (i L4 - i LO ) + VC5 (244) 
For the three di st i nct operati on i nterva 1 s : TON I, T Fl' and T F2' the 
dummY variables ei and iD are assigned different variables. For detailed information, please refer to [3]. The differential equations. (232) 
through (243) can be written into differential-difference equations each 
corresponding to a specified time interval, i.e., tON or t OFF • The 
differential-difference equations are shown in the following pages. The 
state variables are defined below: 
A 6 
lL1 = Xl iL4 = X7 
6 6 
vCl - X - 2 YC5 = Xs 
6 6 
i L2 = X3 i LO = Xg 
6 6 VC2 = X4 Vco = X10 
6 6 
i L3 = X5 eR = Xl1 
6 6 
Vc = X6 
S 
eC = X12 
r 
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,. 
k.- .. 
(1) Dur; ng TON' 
• 
• 
; = 0 D 
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• 
• 
• 
• 
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(2) During TF2 , 
I 
e. = (Rs +Ro)iL3 - RsiL4 = vCs + Eo 1 
· 
- (R4+RA)xl/Ll 
- x2/L2 + RAx3/L l + E2/Ll Xl = 
· x2 = xl/Cl - x/C1 
· x3 = RAxl/L2 + x2/L2 - (RA+RL2)x3/L2 - x4/L2 
· x4 = x3/C2 - xS/C2 
· Xs = x4/L3 - (RL3+Rs+RO)xS/L3 - x6/L3 + Rsx7/L3 - Eo/L3 
· xS/Cs - x7/C s x6 = 
t · RxxS/L4 + x6/L4 - (Rs+RL4+RCS)x7/L4 - x8/L4 + RCSxg/L4 l x7 = 1 ~ 
· x7/Cs - Xg/C S 1 x8 = ~ ~ 
· (Rcs+Ro)Xg/Lo - xlo/Lo 1 Xg = RCSx7/Lo + x8/Lo - i l 
1 
· Xg/Co - xlo/(CoRL) 1 XlO = 
· RCSx7/(C4RS) + x8/(C4RS) - RCSx9/ (C4RS) - xll/(C4RS) Xll = 
162 
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(3) Dur; ng T F2 ' 
i L3 = ; D = 0 
Xl = - (RLl+RA)Xl/Ll - x2/L l + RAX3/l l + E2/l l 
. = xl/Cl - x3/C, x2 
X3 = RAxl /L2 + x2/L2 - (Rl2+RA)x3/l2 - x4/l2 
1 
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The differenti.1-difference equ.tions presented .bove c.n be written in 
the compact form 
• X= F1 X + G1 U 
- - -
during TON 
(245) 
• X = F2 X + G2 U during T Fl 
(246) 
• X = F3 ! + G3 !!. during T F~ . 
(247) 
(248) . 
and 
Equ.tions (245), (246), .nd (247) .dmit closed-form solutions given as 
equ.tions (121), (122), .nd (123) in Section 4.7. Digit.1 simu1.tion of the 
12th order sysem b.sed on equ.tions (121) to (123) is then achieved in the 
s.me manner described previously in Section 4.7. For c1.rity, the detailed 
computer program is not ~ncluded here. 
Two sample simulation runs .re shown in Figure 36\A) and (8), i11ustr.ting 
the converter output vo1t.ge .nd energy-stor.ge inductor current, respectively, 
following a regu1.tor co .... nd-on. Of p.rticu1.r interest is the discharge of ;nduc~r current in (8) due to non1ine.rity in the oper.tion.1 .mp1ifier. The 
phenomenon w.s .1so observed in the regu1.tor bre.dbO.rd tests, thus lending 
credibility to the .ccuracy of the discrete time-domain simulation .ppro.ch. 
The total cost for both runs is less than $10.00. 
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Figure 36. Simulation Runs for Regulator Start-up 
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7.3 CONCLUSION AND FUTURE EMPHASES 
The effort documented in thi s section has demonstrated the feasibil ity 
of extending the performance analysis and design optimization for the equip-
ment to the system level. 
The following aspects of system analysis will be emphasized in the 
future: 
• Configuration study of source-battery-charger-discharger system and 
power distribution units. 
• Configuration study and anlysis of: 
Centralized vs. decentralized system 
dc vs. ac. distribution system 
dedicated system (e.g., electric propulsion) 
The basic tools for conducting these studies have been partially established. 
To what extent these studies can be realized depends on the 'intensity of 
the support, which would likely rely heavily on NASAls planned missions in 
the future. 
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8. COMPONENT LIBRARY SUBPROGRAMS 
The component Library Subprograms (CLS) consist of the arrays of useful 
data for commonly-used components. The.following CLS aspects are included 
in the discussion here: 
• Functional relationship with other subprograms 
• Types and characteristics of components to be stored 
· , 
• Needed component characteristics study 
• Component library structures 
• Component libraries implemented. 
8.1 FUNCTIONAL RELATIONSHIP WITH OTHER SUBPROGRAMS. 
For CLS to be useful, it has to be organized and structured as to make 
all the data relating to any given component readily available to all other 
subprograms. When interrogated as to the existence of a single or a collec-
tion of data for a given component, it will produce the required information 
readily and in a format compatible with the requirement of the individual 
subprogram. 
Specifically, the CLS relates to the other subprograms through the 
following functional requirements: 
(1) The CLS shall provide the DOS, through prescribed search criteria, 
a list of best fit components, each with the closest match of ratings 
and characteristics in relation to those identified by the DOS as the 
optimum design. Since the equipment specifications processed by the 
DOS generally include both input-current ripple and output-voltage 
ripple, and since these performances vary greatly with the component 
initial tolerance and environmental temperature (primarily due to 
changes in C and ESR), the optimum design generated by the DOS using 
such equipment specifications as design constraints must therefore 
consult the CLS for the worst-case component characteristics to ensure 
design integrity under all conditions. 
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(2) The CL5 shall provide the PAS with both nominal and worst-case 
component characteristics to allow the PAS to obtain the following: 
• Nominal performance characteristics that are easily sUbstantiated 
through hardware testing under nominal, room-temperature conditions . 
• Worst-case performance characteristics to ensure compatibility 
between equipment requirements and capabilities. 
8.2. TYPES AND CHARACTERISTICS OF COMPONENTS 
8.2.1 Component Types 
Component types include the following basic 
categories: 
• . Resiistors: 
• Capa:ci tors: 
• Di od.es: 
• Tranisistors: 
• Cores: 
• Conductors: 
• IC's 
Carbon, Film Wire-Wound, Precision 
Tantalum (Foil and Solid), Film, Ceramic, High Voltage 
General Purpose, High Currents, High Voltage, Low 
Voltage Schottky. 
General Purpose, Power Switching 
Square Loop, Linear, Ferrite. 
501 i d, L itz 
Digital, Analog, HTL, TTL, MOS 
8.2.2 Component Characteristics 
For each component category, the groups of data residing in a component 
data bank are comprised of sets. Each set defines a given component. Each 
set in turn is made up of subsets, the elements of each subset describing 
some pertinent property of the component in that set. For example, the 
diode group in the component data bank may consist of 40 sets, representing 
40 difference diodes. A given diode set would be compdsed of a generic 
number subset, failure rate subset, voltage rating subset, etc. The subsets 
are listed as the following four major component categories: 
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• Resistors 
• 
Available resistance 
Tolerance. 
Temperature coefficient 
Power rating 
UnH weight as a function of power level 
Failure rate 
Cost 
Capac'itors 
Available capacitance 
Tolerance 
DC voltage rating 
RMS current rating 
Nominal and worst-case ESR with temperature 
Case size 
Unit weight 
Fai 1 ure rate 
Cost 
• Transistors 
Generic number 
VCE with a 10:1 base drive (nom~nal and min/max). 
Switching time and storage time 
Safe peak diss.ipation 
Voltage rating 
Current rating 
Power rating and derating with temperature 
Unit weight 
Fai 1 ure rate 
Cost 
169 
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• Magnetics 
Loss 
Cross-sectional area 
Mean length of magnetic path 
Permeabil i ty 
Core configuration 
Window area 
Saturation flux density 
Weight 
Cost 
8.3 NEEDED COMPONENT CHARACTERISTICS STUDY 
The major component characteristics needed to be addresses to those of 
magnetics, semiconductors, and capacitors. 
Magnetics 
The overriding preoccupation in most magnetics design aiming for a given 
set of performance specifications is to achieve either a minimum loss for a 
given weight, or a minimum weight for a given loss. Immediately, the 
following concerns can be raised: 
(1) Is there an aCCw"ate model for core loss under asymmetrical 
squarewave excitation, as a function of frequency and flux-density 
excursion for different core materials? 
(2) Is there a thorough understanding on the eddy current loss in the 
copper wire caused by flux linkage in the wire, particularly in 
high frequency, high current operations? Under what conditions is 
the use of Litz wire mandatory to effect loss reduction? 
(3) Can one determine the adequate amount of "fly-back energy" of a 
square-loop core that is indispensib1e in sustaining oscillation 
in so many timing and drive applications, and yet has so frequently 
been glossed over in terms of "circuit descriptions", 
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Since power magnetics represent a major portion of the total equipment 
weight and significant percentage of the total equipment loss, and since 
there are still vast unknowns concerning their design and operation (parti-
cular1yacute in view of the future high power, high frequency equipment), 
it is recommended that a major effort dedicated to magnetics be expanded 
to include the following items of interest: 
• To collect, either through analysis, or more effectively through 
experiment, the pertinent core and copper loss data. The variables 
should include core materials, core and coii configurations, in-
cluding Litz wire, and excitation waveforms, frequencies, and flux 
excursions . 
• To develop an analytical model for high-frequency transformers and 
indu~tors to gain better understanding in all switching and incident-
al transient phenomena. 
• To address certain commonly-encountered power processing phenomena 
closely related to the magnetics design, such as the use of "flyback 
energy" to sustain oscillation, the excessive voltage spike in mag .. 
netic-semi-conductor hybrid circuits, and the lIeffective inductance" 
which is smaller than the designed value due to the manifestation 
of small ac core losses as a resistance shunting the inductor. 
Semiconductors 
From strictly the component viewpoint, the single semiconductor modeling 
and analysis concern is the future trend of high power. Accompanied by the 
adequate protection and derating requirement, thE high power demand could 
conceivably exceed the voltage and/or current capabilities of transistors. 
Silicon-controlled rectifiers are presently available with single chip 
(wafer) at ratings of lOOOV llOA rms, and 5]1s turn-off. They undoubtedly 
can, with the help of the proper power circuit design, be utilized to their 
advantages in a great many future high power, high frequency applications. 
The tool s for the weight, rel iabil ity, performance and cost tradeoffs between 
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the equipment using these two types of power switches shall be developed. 
Capacitors 
Capacitors are important in the analysis and modeling effort due to their impact on: (1) the output ripple caused mostly by the equivalent series resistance (ESR) within the capacitor, (2) the stability of the PPE control system through the capacitance or the ESR change with the ambient temperature, and (3) the damping effect contributed by the ESR to an LC filter, which may have unwittingly prevented many detrimental oscillations in pa~t or eXisting equipment. These effects needed to be reflected. 
8.4 COMPONENT LIBRARY STRUCTURES 
Library data structures are expected to be stored upon on-line random access devices such as disc and drum files, (without random access devices, only sequential files such as those recorded on magnetic tape would need to be considered). The three basic forms of library structure are considered: 
(1) Sequential Structures. Members of such a structure can only be read in order and thus to read the tenth element in sequence, it is neces-sary to read over the intervening nine members. This is a simple structure to implement and very conservative in the amount of space needed to contain the structure. Non-sequential retrieval and up-dat'ing of isolated members tend to be slow operations and copying of the entire structure is often needed. A variation of a structure having a single sequence is introduced by having a (usually) brief index of pointers to members within the sequence. These index pointers can then be used to directly locate points within the structure from which sequential operation can then proceed. 
(2) Indexed Structures. Members of this type of structure are located through the use of a key (e.g., a component part number) which is associated, in an index, with the location in the structure of the member(s) having that key value. This index, directory, or records, augment the data itself and permit immediate retrieval of items for 
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which index keys have been estabished. Such structures are very 
attractive wher~ rapid resonses to random inquiries are needed. 
While the construction of the structure a~d selection of index 
parameters represent a certain amount of effort, it is consider.ed 
worthwhile in view of the potential advantages particularly suited 
for power processing component library applications. A great many 
variations of this class of structure have been developed. and some 
wi 11 warrant consideration. 
(3) Calculated Structures. Members of this form of structure are re-
trieved through the calculation of pointer values which are used 
to directly locate the member. (Hashing is frequently used to 
describe this procedure). No auxiliary directories are needed 
but a problem does exist since calculated values cannot normally be 
guaranteed to be unique. Thus, the calculated location of two dif-
ferent component parts might be identical with the result that some 
form of overflow chaining must be provided. 
This discussion is brief, but should serve to emphasize' the factors to be 
considered in the important process of future file design. It is noted that 
data structures are often of a hybrid form and that those features best 
suited for each library will be used. 
At present, when a designer sets out to identify a component suitable for 
his application, he normally does so by first identifying a few most critical 
component characteristics. For example, the voltage rating, the current rating, 
and the saturation drop are generally major concerns in the selections of power 
transistors to be used in efficient switching regulators. Candidates pre-
selected to fulfill these requirements are then evaluated for other secondary 
characteristics such as switching speed (although the preferential role of 
saturation drop and switching speed is often interchangeable), unit weight, 
case configuration, or cost, from which the final component is made. 
The computer search routine, being a replica of the designer's method-
ology, should follow essentially the same pattern to avoid being detracted 
from the numerous minor component characteristics. Consequently, a rapid 
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search and retrieval must be accomplished by indexing those few characteristics 
in which the designer is keenly interested. This indexing will be referred 
to as the major index. Only after the identification of those components ex-
hibiting the needed key characteristics can further evaluation of details 
become practical. This evaluation can be achieved through a second set of 
indexing (minor index) of the remaining secondary characteristics, or, perhaps 
more efficiently, for an on-line user, by simply printing out the key and 
secondary characteristics of all components stored under the particular major 
index. In the later cases, the user then makes his on-line decision of his 
final selection of component(s). 
8.5 COMPONENT LIBRARIES COMPILED 
Data bases for the following component categories have been 
compiled: 
• Foil tantalum capacitors 
• Polycarbonate capacitor 
• Wire-wound power resistors 
• Conductor Sizes 
• Powder' Cores 
Samples of the compilations are given in Appendix Q. The user's retrieval 
for these component libraries is discussed in Section 9, concerning the Data 
Management Program. 
8.6 CONCLUSION TO SECTION 8 
In this section, the component's functional relationship with other sub-
programs, their types and characteristics, the needed component study areas, 
the library structures and the libraries compiled, are discussed. To no one's 
surprise, complete component characterization and fully-automated component 
retrieval for various modeling and analysis subprograms are costly endeavors 
beyond the means of the current MAPPS program. In the future, a limited 
component-library implementation and component retrieval based on user's 
on-line decision making, rather than automatic processing, may be a more 
practical initial step. 
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9. MAPPS DATA MANAGEMENT PROGRAM 
The objective of this document is to present the design of a computer 
based system for 'the Modeling and Analysis of Power Processing Systems 
(~1APPS). The ~1APPS System ;s designed for use by the Designer/Analyst 
of Power Processing Systems. The purpose of the system is to provide 
efficient analytic tools to facilitate the design, modeling, and analysis 
of Power Processing Systems and their components. The procedure is to 
collect and/at' build these tools in the form of computer programs and 
to integrate them into a coordinated data processing system. 
The various analytic functions (MAPPS Major System Functions) incorporated 
now and in the futute into the MAPPS System will be maintained as distinct 
modules with distinct responsibilities. MAPPS major system functions are' 
exemplified by such major' modules as Design Optimization (DOS), Performance 
Analysis (PAS), Systems Analysis (SAS), Component Library Subprogram (CLS) 
and the Data Base ~1anager (DBM). (Please note the trailing liS" in all the 
above acronyms stands for "Subprogram".) The. i ntegrati on of the 
various modules into a coordinated processing sj1stem \<1111 be acccmp1ished 
by developing appl~opriate control and communication routines. An Executive 
User Interface (EUI) routine will provide the user the means for 
selecting specific pt'ocesses for execution. An Executive module will carry 
out subprogram load requests and memot'y space allocation as well as input/ 
output file linkage requests. Subprogram User Interface (SUI) routines 
will prav; de the means for user i nteracti on 1'1; th the sys tern. One SUI \oJi 11 
exist for each analytic subprogram integrated into the MAPPS System. Each 
SUI is capable of handling all of the communications relative to its 
respective subprogram. 
In addi ti on to several analyti c subprograms there v/ill be a Data Base 
Manager subprogram UndtH' control of the ~lAPPS t:;,ecutive. The Data Base 
Managor (OBM) wi11 rB5pond to, and perform all) Data Base access requests 
generated during any and all execution of MAPPS System analytic routines. 
The basic operations performed by the DBM on the MAPrS System Data Base 
include STORE, MODIFY and RETRIEVE. 
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The Executive, Subprogram User Interface routines, the DBM and the 
Analytic Subprograms comprise the MAPPS System. The MAPPS System 
operates in the environment of a host computer operating system in either 
a timesharing or a batch mode. The host system is expected to provide a 
number of general purpose functions needed for enhancing the operation of 
the MAPPS System which will not be duplicated within the MAPPS System 
initially implemented. Such general purpose functions not included in 
earlier MAPPS configurations include external file management, text 
editing, program compilation/assembly and the numerous other functions 
normally available in a reasonably comprehensive computer operating system. 
The nonnal use of the MAPPS System is projected to involve interactive 
communication between the system and the Designer/Analyst; however, bater' 
use of the MAPPS system will also be available. The design of the MAPPS 
System takes into account the desi re to util i ze it on many 
different host computer systems. The design also seeks to make the 
interaction with the Designer/Analyst (User) as easy as possible. Ideally 
the user I s effO}'t may be concen tra ted on the prob i em a t hand ra ther than 
on the administrative details of invoking the ~J\PPS System capabilities. 
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9. 1 USE OF THE NlU'PS SYSTEN 
Ttw W\PPS Systt~l1l will opel'ate in one of two operating modes: interactive 
(timeshul'ing) 01' butch. The abi1ity to use either mode is predominantly 
dependant upon tho capabilities of the host computet', At TR\~ Systems 
both modes will be available to the user. 
In the interactive mode the use of the ~tAPPS System begins by signirlg on 
to the computer timesharing system. The Designt?l'/Analyst (used requests 
that the NAPPS System be loaded and executed in the conventional program 
load and ext;cute mannet. A convetsation then begins between the uset' and 
an eXQcutive t'outine thr0ugh which the user instructs the systenl to attach 
certain externl1l files and to perfol"1l1 speci.fic analytic and/or data base 
manipulation functions. Upon completion of the input cycle, the ~·1APPS 
System will p)'oceed to execute and satisfy the usel"ls I'equests. If 
intermediate resul ts tequil'e a decision by the user, intel'active conver-
sation \'/;11 again take place. Dut'ing the coutse of a interactive session 
the USQI~ may di spl ay reslll ts, permanently 01' temporar; 1y store resul ts, 
or retl'icve previollsly stored t'esul ts from the data base. Interactive 
pet'formancc of several NAPPS System functions is expected to become 
COl1unon practi co. 
Batch ll1tH.it: use of the system is expected to tilJ.-e place generally whenever 
tho host computer' l)pel'l1ting system does not SUppOl~t timeshal'ing terminals. 
Also 1 an those occasions \vhell execution of 1) particular function ;s 
e>-.pectt:d to ta!..:e i1 10ng time 0)' gl~ne)'ate extensive Qutput~· the lIser may 
\,/;sh to sGlect. ~l1.tch n:otle opel'ation. On .sucli occasions it \v111 be 
essontiul to thQrou~lhly illh.1.1Yi:e the situation in at'del' to insul'e the 
CQl1lpl ('~tl'nt'SS unci soundness of the input purameters and deci siol1s. 
[lw'ing nxenlth'll1 in tho butch mode there is not an oppor'tunity for 
the usel' tn ~11 tel' t.he COUI'se of the process from tht' inputs originally 
sublllitted. 
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DESIGN REQUIREMENTS 
Of all the requirements imposed on the MAPPS System design, five 
general categories stand out as the most imposing or critical require-
ments. The success of the MAPPS System development effort is greatly 
dependent upon the system's ease of use, flexibility and ease of 
modification, portability, interactive/batch operation, and fault 
protection features. 
9.2.1 Ease of Use 
The MAPPS System must be easy for the Designer/Analyst to use 
and should not require extensive knowledge of computer systems 
or programming. The operations which support the computerized 
functions performed for the user should be as transparent to him 
as is feasible within cost-effectiveness constraints. The system 
should allow for the user's depth of knowledge of the system by 
extending aid to the inexp~rienced user while permitting the 
knowledgeable uset' to take procedural shortcuts. The MAPPS 
System should also be relatively easy to maintain from the 
system programmer's point of view so that minimal effort in 
that area is needed. 
-9.2.2 Flexibility and Ease of Modification 
The MAPPS System must be easily modified or expanded without 
excessive impact on the entire system. It is foreseen that a 
number of additional MAPPS System functions will be added to 
the system after the initial operational capability ;s provided. 
These additions should be taken into account early in the design 
process to allow their smooth integration into the system at 
later dates. 
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9.2.3 Portability 
It is a requirement that the MAPPS System produced in the 
Phase II effort be "portable". This means the system will 
be designed so that a minimum conversion effort is required 
to move it from one computer hardware operating environment 
to another. It should be understood that a completely portable 
program in this sense is not totally realizable. While total 
portability is not attainable, the adjustments required to 
tailor the system to a new operating environment should be 
mi nimal . 
9.2.4 Int=ractive/Batch Operation 
Normal use of the MAPPS System is expected to be interactive between 
the Designer/Analyst and the system via timesharing terminals. At 
the user's option, the MAPPS System may also h~ used in a batch 
mode. 
9.2.5 Fault Protection 
The MAPPS System must have a reasonable ability to protect itself 
against failures which ~ould be catastrophic to system data bases 
and other system generated output. ~hen unable to completely 
recover, it will become important for the system to issue messages 
to aid in diagnosing the problem. 
9.3 DESIGN TECHNIQUES 
A high-quality sofb/are product (as the MAPPS System ;s intended to 
be) is readable, reliable, easy to extend functionally, and easy to 
maintain. The use of modularization, hierarchical program design, 
closed logic structures, and the sound principles of structured 
programming will contribute to these ends . 
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9.3.1 Modularization 
Related functions (clerical, analytic, etc.) are collected into 
groups or modules with suitable interface logic to insure the 
integration of these modules into a coordinated processing 
system. Modularization facilitates design and maintenance 
activities by isolating dissimilar activities from one another. 
Often times it becomes necessary to implement program overlay 
loading techniques in order to fit software into the physical 
constraints of the host computer hardware system. The appropriate 
use of the modular design greatly facilitates implementing overlay 
loading. 
9.3.2 Hierarchical Program Design 
This technique is a part of the currently fashionable top-down 
design approach which begins at the highest system level, defines 
major functions, and then works downward until the lowest level of 
functions have been defined. We use alltop-down bias
ll approach 
which generally proceeds in a top-down manner with the addition 
. 
. 
of periodic assessments of potential problems at lower levels in 
the hierarchy. This can take the form of evaluating high-risk 
components. establishing common or reusable components. and 
minimizing machine dependence. 
. 9.3.3 Closed Logic Structure 
This technique uses subroutines and programs that have one entry 
and one exit point in a hierarchical manner. These structures 
are utilized in a calling-called relationship that resolves 
ultimately to one module at the highest level coordinating and 
controlling the actions of all those subordinate to it. This 
ties in well with the hierarchy mentioned above and with the 
concept of system modularization. This too tends to make both 
design and maintenance easier due to increased understandability 
of the resulting code. 
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9.3.4 Structured Programming 
Structured programming is a set of principles established to 
assist software developers in producing programs that are 
readable, reliable, easy to expand and easy to maintain. Since 
these are also prime considerations in the development of the 
MAPPS System, it seems natural to make use of these pl'inciples 
in it!) development. Two qualifications are necessary, however. 
There is not general agreement in the industry as to the indiv'idual 
application of these principles and so an interpretation of these 
guidelines will be made. Aho, significant portions of the MAPPS 
System are in the form of existing programs which mayor may not 
be structured. It is not anticipated that restructuring such 
programs is a part of this effort. Newly created modules on the 
other hand will have structured programming principles applied 
to them. 
9.3.5 Use of a High-Level Programming Language 
Using a high-level programming language to code the MAPPS System 
is a requirement if portability is to be reasonably achieved. In 
selecting the programming language to be used in coding the MAPPS 
System, the following factors were considered: 
• The language should be a standardized, high-level programming 
language. 
• Compilers should be available on as wide a range of computer' 
systems as possible. 
• Differences in the language from one computer system 
environment to another should be small and well defined. 
• The language should support extensive mathematical operations 
such as \vi 11 be requi red by the MAPPS Subprograms. 
• The language should be in widespread use. 
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• If possible, a body of programming and debugging aids 
should be available and operational. 
The language that most closely fits these requirements is FORTRAN. 
FORTRAN has a Standards Committee and a standard form of th~ language 
implemented on many different computer systems. Conversions from one 
environment to another have been accomplished and the potential problem 
areas are fairly well known. 
FORTRAN (FORmula TRANslation) lends itself particularly to mathematical 
programming. The language is in use in a vast number of installations 
and a great number of known and operational programming/debugging aids 
exist for it. 
One possible "soft" area of FORTRAN is in the handling of cOlTllland and 
control data which is better handled by assembly language code. 
Efficiency may indicate the use of assembly language in certain 
routines of the MAP~S System. However, it is our intention to strive 
to use FORTRAN exclusively. 
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9.4 MAPPS SYSTEM MAJOR COMPONENTS 
The MAPPS System consists of a number of computer programs and 
subprograms organized into modules. These modules each have a 
position in the operations hierarchy of MAPPS in accordance with 
certain communication requirements. The advantage of a mocjular 
organization will become apparent whenever additions or modifications 
to the MAPPS System are required. It will also ease if not actually 
make possible, the implementation of the MAPPS System on some computer 
configurations where it may become necessary to ,use program overlay 
techniques because of size limitation. Figure 37 illustrates the 
modular architecture of the MAPPS System. Dotted lines show separation 
of the major functions into modules. Level numbers are included to 
illustrate the potential computer loading overlay hierarchy of the 
various modules. Modules with like numbers cannot execute simultaneously 
if the use of overlays becomes necessary. Modules with like numbers roll 
in and out of the execution area on demand by the MAPPS Executive 
program. A discussion of the basic functions and features of each 
module follows below. 
9.4.1 Host Computer Operating System 
Level 0 is the host computer operating system. At TRW this system 
is commonly referred to as TRW/TSS. This system is supported on 
a complex of CDC 6000 and Cyber series computers. "r~ACE" is the 
bas i c operation sys tem and "EDITOR" is an interactive text editi ng 
system. Both provide unique and pm."erful capabil ities expected 
to support the resident portion of the MAPPS System. 
Because attributes of timesharing systems are generalized, users 
going from one timesharing system to another find a number of 
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capabilities to be fairly uniform, although specific details and 
interactions may differ considerably. The following features 
are generally available to most timesharing computer systems: 
• Security (restricted user access) 
• System Use Accounting 
• Checkpoint/Restart (system backup) 
• On-Line and Batch User Access Modes 
• Local and Permanent File Handling 
• Editing Capability 
• Higher Levei Language Compilers (FORTRAN) 
• Assemblers (host machine native language) 
• Subroutine Library 
• System Utility Library 
The design of the MAPPS System will utilize these features as 
resident in the host computer system and not attempt to incorporate 
them in the MAPPS System itself. This prevents expenditures due 
to "reinventing the wheel" accumulating during the initial stages 
of the MAPPS Systems' development.' Some adjustments for the 
differences in host system capabilities may be necessary for 
implementation of the MAPPS System on a particular timesharing 
system, but the adjustment effort will be far less than if such 
features were actually part of the MAPPS Software. 
9.4.2 MAPPS Executive Level 
Level 1 is the primary level of the MAPPS System. Two distinct 
modules having separate functions reside at the primary level. 
One module consists of the Executive User Interface, the MAPPS 
System Executive, the Error Pr~cessor and the Data Base Manager 
Retrieve subroutine, and is oriented toward the execution of the 
analytic processes. The other module, Data Base Definition, is 
strictly concerned with initializing the system data base 
descriptions. 
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9.4.2.1 Executive User Interface 
The Executive User Interface (EUI) provides the interactive 
and batch user with the means of invoking MAPPS analytic 
processes. The EUI provides for the communication to the 
system of essential administrative facts which activate 
the analytic processes. The EUI is the first point of 
contact the user has with the system. 
9.4.2.2 MAPPS System Executive 
The MAPPS System Executive controls subordinate module 
execution sequencing and maintains process integrity 
between successive execution of lower level (Level 2) 
analytic modules and/or the. Data Base Manager. The 
Executive handles administration of operations for the 
rest of the.various MAPPS System levels and invokes the 
Error Processor when appropriate. 
9.4.2.3 Error Processor 
If invoked, it is the primary function of the Error 
. , 
Processor (EP) to salvage wherever possible portions 
of the current effort. The EP is concerned with 
providing the interactive and batch MAPPS System user 
with suitable means to recover from input, output, and 
execution errors. In no way is the EP concerned with 
recovery from fail,ures of the host computer. 
9.4.2.4 Data Base Manager Retrieve 
A copy of the Data Base Manager (DBM) Retrieve routine 
is shown residing at the Executive level in order to 
emphasize its availability to all execution levels of the 
MAPPS System. This feature is of particular importance 
whenever module overlaying becomes necessary to execute 
the. system. The DBM Retrieve routine provides the means 
for acquiring information from the data bases. 
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9.4.2.5 Data Base Definition 
The Data Base Definition (OBO) ,"odule exists solely fOl' 
the purpose Of defining data base files. It accepts user 
descriptions of file content and fOI"mat, tl'anslates such 
information into data base language. and creates the 
intet'nal mechanisms for storing information 'in the data 
base. The DllD program is maintained and executed 
independently of the MAPPS analytic system. The DOD 
program's use on Power Processing Master files will be 
limited to personnel with specific authority. 
9.4.3 0eel-ati n9_,LeveJ.. 
The seconda,'y level (Level 2) of the ~1APPS System is the actual, 
ope~'ations level of the system. This is the working level when'e 
all of the analytic and the bulk of the data management activities 
are perfot'med. The secondary 1 evel i s cO\l1pl~i sed of Subprogram 
Uset' Interfaces, analytic subprograms, and the Data ~ase Manager. 
Since it is p,'obable that oVm'lay loading of the analytiC modules 
will be required in araB" to execute the ~tAPPS System, particula,~ 
cal'e must be exercised in the assignment of fUnctions to the· 
various modules at the 'secondary level. 
9.4.3.1 Subprogram User Interface 
The PUi'pose of the Subprogl'am User roten'face (SUI) is to 
prov; de the conlllluni cat; an 1 inkage beh",een the user, the 
analysis programs. and tho Data Base Manager. There will 
be at least one sur ftw eileh Level 2. module of the ~t~pps 
Systelll, The ext~"t of tho functions pel'fot'mad by the SUI's 
will depend upon the purpose Bnd activities of the respective 
module they seH'vice. Generally speaking, each SUI will have 
the task of assembling command, cantl'ol and input pan'hi(\!.tI:'I'S 
required for subprogram exe~ution initiating subprogram 
execution, and validating successful completion of subprogrwn 
l'ei tCH'at ion and fo)' STORE, ~iQDr FY, RETRI EVE fllncti ons Qf the 
Data Bose Manager. Each SUI will invoke exacution of the 
El"'O'~ P,~ocesSlW as requi ,'ed. 
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9.4.3.2 subprogram The subprogram is the '\~o)~k horsell of the MAPPS System. 
There are two basic categories of subprograms. One 
category includes all of the power processing related 
subprograms. The other category consists exclusivelY 
of data management rel ated subprograms. The data 
management functions are discussed in separate paragraphs 
of this document. The power processing subprograms include 
those currently identified such as the following: 
Design Optinrlzation subprogram, 
Performance Analysis subprogram, 
Component Library subprogram, 
system Analysis subprogram, 
and those not identified, but which will undoubtedly 
warrant integration into the system as they afe developed. 
9.4.3.3 Data Base Manager User Interface 
The Data Base Manager User Interface (UI3~'UI) performs the 
, functions for the DBM that an SUI performs for a subprogram. 
It is this module that a110\~S a user of the MAPPS system to 
interact directly wi th the Data Base Management Function, 
and hence the data base fil'es, without invoking action from 
an analysis subprogram. 
9.4.3.4 Data Base Manager Executive 
The DBM Executive is tasked with the selection and 
execution of the subordinate data base functions such 
as store, ModifY, and Retrieve. It performs a security 
check for the function based on the origin of the request 
and the user identification. Failu,'e to pass the check 
wi 11 cause a rej~cti on of the request. If the check is 
positive, the Executive resolves the request into 
9.5 
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individual data base functions and sets those events 
in motion. Successful completion of requests results 
in the return of control as well as relevant information 
back to the module originating the request. 
SYSTEM COMMUNICATION 
The procedure proposed herein for communicating information within the 
MAPPS System supports the goal to maintain ease of modification and 
internal flexibility. It greatly facilitates error~ecovery~rocedures. 
It represents one of the built-in forces to promote programming conven-
tion standards and easily fits into the MAPPS concept of modularity. 
There are two levels of communication each of which requires individual 
treatment. The first involves communication of command/control information 
and the second inyolves communication of data. Command/control information 
is'used in the proper execution and internal sequencing of MAPPS System 
modules. Data is taken to be any information not used in command/control 
communication and v/hich has computational implications in some aSPect 
. 
, 
of a MAPPS System function (i.e., a MAPPS Subprogram). 
The bulk of the communication between the various MAPPS System modules 
during execution will be through common memory areas. Since the 
programmi ng 1 anguage is to be FORTRAN, a 11 reference to common areas 
is in the context of FORTRAN COM~10N blocks. 
Two kinds of common areas are each associated with Co~nand/Contr~l 
communication and Data communication. Command/control information 
passes primarily through Executive Common and Error Common, while 
Data communication deals with User Storage Com~on and DBM Common. 
Each of these common areas will be described in terms of its architecture, 
implementation, and its use. 
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9.5.1 Command/Control Communication 
Figure 38 illustrates the command/control conmunication path for 
the entire MAPPS System. The basic media for communication of 
conmand/contro1 information is expected to be FORTRAN Labelled 
Common blocks. The information expected to be transmitted through 
these Common blocks pertains to 
• invoking execution of the various programs and subprograms 
• relaying data storage area pointers 
• maintaining error recovery and backtrace logic maps 
and in general performing any other administrative and housekeeping 
chores required to insure system integrity during execution. 
9.5.1.1 Executive Common Architecture 
Executive Common (EXCOM) in a FORTRAN Labelled Common 
8'lock of memory cells having the principal function of 
providing a controlled and centralized vehicle for 
co~unicating ~onmand/contro1 information. It is 
intended that EXCOM will be used to retain all information 
pertinent to I/O unit assignments, program and subprogram 
execution sequencing, error flags, common storage pointers 
and other information critical to proper execution of 
MAPPS. 
Executive Common will be declared and initialized in 
the MAPPS Executive and will be available to all programs 
and subprograms in the system (Figure 39). During 
execution EXCOM will remain resident in memory and with 
the exception of certain cells will remain unchanged. 
The MAPPS Executive will be responsible for monitcring 
the contents of EXCOM to insure its continual integrity 
and to invoke correct responses to subprogram requests 
and error conditions. It will be the responsibility of 
the subprogram prograrrmer to use the executive common 
area; the content of which will evolve as MAPPS evolves . 
r 
llJ. 
',:-,. '~··'-·-L 
~ 
1.0 
--' 
""'-
k; ~_.~ 
""-
I 
DOS Ui 
I 
DOS, 
I 
0052 
DO~-J 
, 
--
I 
PAS ur 
I 
PAS1 
I 
PASZ 
r - PASo - I 
.~' - --~~~ .=W,"::- .• 
HOST COMPUTER 
OPERATING 
SYSTEt1 
EXECUTIVE 
USER INTERFACE I--
ERROR 
~ PROCESSOR 
I----
EXECUTIVE 
DBM 
RETRIEVE 
. I 
r 
I· 
SAS Ul CLS ur 
I 
SAS CL5 
r 
OBM 
STORE 
Figure 38 MAPPS Command and Control Communication 
----
I 
DATA BASE 
DEFltHTlON 
DBM Ul 
OBI1 
EXECUTIVE 
DBM 
. MODIFY 
I 
OBM 
RETRIEVE 
.... ---~ 
'1 ~ 
'I j 
r- ".-+. ~"- : 
, 
I 
'j 
~ 
1.0 
N 
, 
'" Jb 
.~ 
J 
t 
MAPPS ," 
SUBPROGRAMS 
.,. 
Fi gure 39 
~.-~~""7"~-- ~ -"""'.~ ~~ .. 
EXECUTIVE , 
EXECUTIVE 
COMMON 
• 
.~ 
t 
DATA 
BASE 
MANAGER 
~ .• : 
MAPPS Executive Common Communication 
--- ~ .-f"'-"",,~-~.-
t 
ERROR 
PROCESSOR 
~ 
j 
... 
i 
I 
I 
~ . .r.::~ .. ::;:;Lg_".r:'t:::l ...... ~, . .L"";,J .. ~~~~".":"::.:~~~._._~ _~:~ .. ~ _ .. ~. .. ,,=:-.;;:: .. ;~.;._:.......... .\ .. ;;~ ' ................ _ .. _." ...... 
'ic 
f. 
I. 
I 
'. 
.' " ." - I' 
!1 
9.5.1.2 Error Common Architecture 
The Error Processor (EP) USes areas in EXCOM to analyze 
the nature of a linkage error. However, it seems probable 
that in the course of dealing with errors, the EP will 
require some as yet undetermined additional data area to 
keep intermediate results before either resuming the 
session or terminating it. 
The error common area requirements cannot be defined at 
thi s· time bu t ·wil r deve lop as the deta i1 ed des i gn of the EP 
unfolds. Initial reference to the Error Common will be 
in the DP, limiting its Use to times when the EP itself 
is executing. It should be recognized that the EP will 
also Use areas from EXCOM and User Storage Common to 
determine proper action and/or report the contents of 
data areas. 
The Error Common Data Area will be used by the EP (Figure 40) 
for i ntermedi ate da ta access requ i remen ts j n the course of 
analyzing and attempting to correct linkage errors within 
the MAPPS System. It is not anticipated that these items 
will have value beyond an individual execution of the 
Error Processor. 
9.5.2 Data Communication 
Figure4l is an illustration of the data flow paths between the 
data bases, the DBM, and the subprograms. In the illustration 
the "I ntermedi a te Storage" refers to magneti c tape, dis c and/or 
memory. Particular attention should be given to the types of 
data access available at each execution level. The limitation to 
retrieval only at the loJer program levels is due primarily to 
the potential use of an overlay structure. Note that the Executive 
User Interface and the MAPPS Executive do not participate directly 
in the movement of data . 
• ··If 
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User Storage Common Ar
chitecture 
The User Storage Common
 area is designed to pr
ovide for 
the communication of a
nalytic data throughout
 the MAPPS 
System. Two interdepen
dent memory buffers con
stitute 
User Storage Common. O
ne buffer is a director
y of 
descriptive information
 about the second buffe
r which 
contains data values. 
The directory buffer w
ill contain 
the data elements store
d in strict accordance 
with the 
directory descriptors. 
Data elements may be si
ngle 
value or multivalue arr
ays and they may be in 
any legal 
FORTRAN format (integer, flo
ating point, Hollerith
, etc.). 
Initial reference to U
ser Storage Common will 
be in the 
MAPPS Executive. This 
insures its integrity a
nd availability 
during all levels of M
APPS System execution. 
Of special 
importance is its avai
lability during executio
n of error 
recovery procedures. 
It wi 11 be the responsi
 bil ity of the subprogra
m programmer 
to define the contents 
of User Storage Common.
 He must 
provide symbolic names,
 data element formats, 
space 
allocations (arrays) and the
 intended method of acc
essing 
the common area in the 
subprogram. It will al
so be his 
responsibility to code 
the subprogram with its
 own mechanism 
for accesses to the com
mon area. Each Subprog
ram User 
Interface will be corre
spondingly modified to 
the sub-
program programmer spe
cifications. Actual de
finition of 
the directory buffer w
ill occur in the respec
tive Subprogram 
User Interfaces. 
It is currently intende
d that a single User S
torage Common 
Block be designated for
' use by all subprogram
s of the NAPPS 
System. Therefore, it
 will become essential 
to coordinate 
the element definitions
 with each and every su
bprogram 
accessing User Storage 
Common. 
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Since the User Storage Common is initially rQferenced 
in the MAPPS Executive and since it resides in memory, 
input/output access to it is available to all MAPPS System 
programs (Figure 42). It should be noted that only one 
User Storage Common area is contemplated and therefore 
coordination between subpY'ogram requirements 'is mandatory. 
This approach is taken in order to facilitate communication 
between subprograms and to facilitate error recovery, as 
well as to minimize the demand for execution memory. 
There are two methods available for accessing the common 
areas. Data accessing with directory reference is termed 
Variable Location. Data accessing without directory 
reference is termed Fixed Location. For reasons which 
will become apparent, the directory will exist and be 
maintained in either case. 
Variable Location access requires scanning the directory, 
performing an element name match, and where a match occurs 
computing the location (i.e., subscript) of the corresponding 
data element in the data buffer. Fixed location access 
involves direct access to the data buffer with precoded 
subscripts. Use of the variable location scheme enhances 
flexibility while fractionally increasing execution time. 
Use of the fixed location scheme narro\'JS flexibility, 
fractionally reduces execution time, and increases program 
modification effort. 
User Storage Common may be filled vJith information in a 
variety of ways. In the subprograms it vlill be up to the 
respecti ve programmer to determi ne the hes t appl'oach. In 
the Subprogram User Interface three options will be 
available to the interactive user. The interactive user 
may request it be filled from a Dat& Base record \'Ihich 
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had been previously stored in a data base. He may 
also fill User Storage Common element by element through 
the terminal. He may also load a Data Base recOl"d and 
then modify specific elements. 
The batch user \~ill have two options for filling User 
Storage Convnon. He may load a Data Base Record or load 
an input record. In either case the information must be 
complete before execution of the subprogram or an involuntary 
termination could occur. 
9.5.2.2 Data Base Management COIlUllon Architecture 
Conununication between other MAPPS System modules and 
the DBM takes place through the Data Base Management 
CQnmxln Data Area (DBMCOM). This area contains the various 
parameters needed for the RETRIEVE, MODI FY and STORE 
functions of the DBM as well as the data resulting from 
whatever D!3M functi on was pe\'formed. 
A number of parameters are required to gain full lise of 
the OEM. These include items describing the data base 
file involved, its dictionary or schema descriptors and 
a number of other parameters which are shown in Appendix S. 
O!3MCOM is defined in all modules of the MAPPS System to 
afford all of them the ability to cOl1llllunicate \'Jith the 
MAPPS data base vi a the DOM lllodul e. 
The MAPPS OBM module performs three basi c functions: STORE, 
MODIFY and RETRIEVE. Such funct'ions are available to 
other MAPPS System modules through a Data Base Action 
Request (DBAR). 
The Executive handles the transfer to the DBM which 
val i dates the parametets in the D!3t4COtv1. The DB~l performs 
the DI3N fUnction, puts whatever output; s generated; n the 
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DBMCOM, and sets the Data Base Function Completion Code. 
Control then passes back through the Executive to the 
module which generated the request. (Figure 43) 
The module then establishes where to begin processing 
and checks the Data Base Function Completion Code. 
Assuming a successful completion, the module noW continues 
processing with the output generated by the DBM. (If an 
error does exist, the DP is invoked.) 
It should be noted that the STORE and MODIFY functions 
result in the overhead of rolling out the requesting 
module, rolling in and out the DBM, and then rolling 
the requesting module back in. The RETRIEVE function 
(in a specific retrieval) is available to a requesting 
module without such overlay overhead as the RETRIEVE 
module is present at the Executive level and therefore 
does not require rolling in and out to satisfy the 
RETRIEVE function. 
The above does not preclude storing or modification from 
any subprogram; it simply requires more overhead to 
perform these functions indirectly. 
.A 
"
 
f 
t:l.! 
,.......... 
t:\,;~ 
0(1) 
-
-
0;;;l.lJ 
Q
!
~
 
w
e
 
Q! 
0.. 
\ , 
~
 
-
-
Cl.:l 
Q 
r \ ~ 
~ 
I 
I 
"
 
_i 
~, 
l.lJ 
:>
 
~
 
1; 
... 
'::S;: Z
' 
t,,) 
tlJ 
o.')~ 
X l.lJ 
Q
-0 U 
~ 
~ 1 
.
.
.I-
V
) 
:s::: 
V)~ 
~ 1 
-
-
&
g 
~Q! 
_
0
.. 
tQ
 
;:;:, 
.. 
-
V
) 
.'-~ 
f 
~ [ 
~ I 
r r 
-
i ; I I 
.. 
c 
0 
'r
"
 
~
 
!Q
 
U 
.,.... 
C 
~ 0 t..) c ~ 0 u ~ gs Vl Q,. 0.. $ -
M
 
oc:t' 
2! ::3 l:n 
'r-
l.l.. 
"
 t I 1 1 j 1 ! 1 1 
2011 
r 
I , 
r 
l 
r 
r 
. A 
202 
9.6 THE DATA BASE t~ANAGER 
It is the primary function of the Data Base Manager (DBM) to provide 
the mechanism for the retention, maintenance, and retrieval of information 
pertinent to the MAPPS System. The DBM resides in the MAP~S System as a 
subprogram at the secondary level (Figure 37). Entrance of the DBM into 
the execution stream is accomplished directly by the MAPPS Executive and 
indirectly (through the executive) by the other subprograms of the system. 
There are three activities performed on the MAPPS System Data Base by the 
Data Base Manager. These activities are performed by the three subroutines 
STORE, MODIFY, and RETRIEVE. STORE is a write function. Througn the 
STORE routine, the DBM transports new data to existing data base files.' 
MODIFY operations involve reading and writing. All DBM requests to change 
or delete information already contained in the data base are handled by 
the MODIFY routine. RETRIEVE is a read only operation. Requests for 
information contained in the data base are interpreted by the DBM 
executive, translated into retrieval language, and subsequently 
processed by the RETRIEVE routine. 
9.6.1 Origins of DBM Reguest' 
Figure 4-" illustrates the relationship bebJeEm the MAPPS Subprogram levels 
. and the DBM functions directly operable from those levels. The DBM can 
receive STORE, MODIFY, and RETRIEVE requests (direct or indirect) from 
the DBM User Interface, a Subprogram User Interface, a Subprogram, and 
the Error Processor. The MAPPS Executive and the Executive User Interface 
are not expected to issue DBM requests of any kind even though they COUld. 
A Subprogram and a Subprogram User Interface can make RETRIEVE requests 
directly without losing primary process control. They cannot, however, 
issue STORE or MODIFY requests directly. There are further limitations 
on RETRIEVES from lower levels which will become evident in a discussion 
on the forms of data retrieval. Of course the full powers of the D8M 
are at the disposal of the DBM User Interface and DBM Executive. 
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9.6.2 Information Storage 
The actual process of storing information is the sole responsibility of 
the DBM/STORE routine. In order to invoke the store fUnction, the DBM 
Subprogram must be loaded by the MAPPS System Executive for, execution. 
Although it will be possible to originate a store request in a Subprogram' 
User Interface, it will only happen after the requesting program has 
relinquished control to the MAPPS System Executive. The procedure will 
be as follows: 
• ~Iove data to be stored to intermediate storage (i .e., DBM Common), 
• Set the DBM/STORE request fl ag "ON", 
• Save the data locator, and 
• Relinquish control to the System Executive. 
In all probability this procedure will be invokable \,/ith a single coded 
FORTRAN statement thereby relieving the analytic programmer of any 
"administrative responsibilities. 
It should be noted that s single request to store data may not produce 
a store fUnction. Once the DBM Executive has been given control it will 
perform certain validity checks designed to protect data base integrity. 
Validity checks that are expected include, but are not limited to, 
identifying the user, identifying the data base and quality checking the 
data to be stored as to format and quantity. All errors will abort the 
STORE function and invoke the Error Processor for further evaluation. 
9.6.3 Information Modification 
The MODIFY process embodies the activities of the RETRIEVE process and 
the STORE process. Two MODIFY operations are provided to the user within 
the realm of the MAPPS System. These two options are Delete and Replace. 
Such other functi ons as text editi ng are to present the responsi bi 1 i ty of 
the host computer operating system. 
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Since modification presumes existence of specific information reqult,t,g 
changes, the DB~1 response to a Delete or Replace request begins with a 
search of the data base to locate existing data. Under a Delete request, 
the resident information and all pointers to it are removed from the 
target data base. Under a Replace request, a substitution ?f the resident 
data by the new data is made. In either a Delete or Replace operation a 
full accounting is made to the user. 
As with all data base write requests, the DBM executive will be extremely 
critical of MODIFY requests. Validity checks will be performed in order 
to prevent non-permitted users from altering a data base or to prevent 
erroneously formatted data from being written on the data base. All 
errors will abort the MODIFY operation and invoke the appropriate error· 
process. 
9.6.4 Information Retrieval 
During execution of the DBM, information retrieval is expected to 
'constitute the majority of DBM activities once the system becomes 
operational. The specific information retrieval function of the DBM is 
unique \'Iith respect to the other DBM functions in that it may be invoked 
at virtually every level of the system. This feature is made available 
because each subprogram is assumed to have need for retrieval access to 
the Data Base in order to perform effectively and is accomplished by 
attaching a DBM/RETRIEVE Subprogram to the MAPPS Executive program. 
From the user viewpoint there are three ways to receive retrieval 
information as follows: 
o External Display 
• ~1emory Storage 
• Mini-Data Base 
Although each option is il1ustroted (Figure 44) separately, it does not 
preclude the possibility of simultaneous occurrence of two or all three 
options with a particular retrieve operation. The forms in which 
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retrieved data may be received are illustrated and discussed separatplv 
because their respective use requires differing techniques. 
Retrieval to external display requires user evaluation of the display 
and subsequently user action to cause employment of the ret~ieved data. 
The external display device could be a CRT, terminal printer, or line 
pri nter. Information di spl ayed caul d be data, quantitative or qual itati ve 
messages, or both data and messages. The choice will be the user's and 
subject to the hardware capabilities of the host computer. 
Retrieval to memory storage is special in that a predetermined scheme 
must exist for using the stored information. Predetermined implies 
programmed knowledge of the whereabouts of the data. There are two 
possible ways of handling memory storage of data; they are FIXED format 
and VARIABLE format. Discussions and comparison of these formats is , 
in the Section for User Storage Common ArcitectureL 
Retrieval to a Mini-Data Base involves creation of a condensed 
version" of the original data base. The objective is to reduce 
the volume of information for immediate access through conditional 
retrieval operations. The Mini-Data Base is identical in format 
to the master from which it is derived and therefore requires no 
special access methods beyond DBM Retrieve. 
Retrieve requests are classified as Specific or Conditional according 
to their form and the results they produce. Specific Retrieve requests 
are made to obtain restricted quantities, usually single values of 
particular data elements required for the immediate analytic operation. 
Use of the speci fi c form requi res expl i cit knowl edge of the format 
and quantities of values returned. Specific requests will find their 
greatest use at the subprogram level. Conditional Retrieve requests 
generally produce a variety of vBlues and require specific treatment 
before use in an analytic process. Conditionally retrieved data will 
normally be to intermediate storage and to display for further 
scrutiny. Conditional Retrieves will be used most often in the 
Subprogram User Interface and not in Subprograms. 
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During execution of the MAPPS System, combinations of the Conditional 
Retrieve and the Specific Retrieve may be employed in the process of 
obtaining information from the data bases. Figure 45 illustrates one 
example of interaction between the user and the MAPPS System using 
Conditional Retrieves to reduce the quantity of information retrieved 
prior to execution of a subprogram. The Conditional Retrieve will cause 
a copy of the information satisfying the requestors range of conditions 
to be transferred to DBM Common or similar intermediate" storage. The 
user at his option could request that the retrieved data be displayed 
for observation or if the quantity of data retrieved was excessive, he 
could further restrict the conditions and execute another Ret}'ieve. 
The form of the statement (program coded or English language) for requesting 
conditional retrieve will provide the user with the ability to conduct, 
searches of the data base looking for items satisfying such conditions 
as "less than,""-greater than," "equal," "not equal," and other conditions 
deemed useful to, users of the sys tem. 
The purpose of the Specific Retrieve is to give the Analysis programmer 
the facility for coding data base access into his analysis program. 
The form of the Specific Retrieve statement will allow the user to code 
data base requests using element names'with confidence in the fact that 
specific quantities of only named elements will be retrieved. Generally, 
all Specific Retrieve request communication will be through arguments of 
a FORTRAN Call statement. 
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9.7 MAPPS SYSTEM OPERATION 
The opt:i'~tional MAPPS System consists of three physical divisions: 
1) the load modules (or compiled programs) that comprise the 
MAPPS Executive. DBM Subprograms and other MAPPS processors 
2) the basic data base files required by all users, and 
3) the individual data base files created and accessed by the 
user. 
Thp. MAPPS program/subprogram modules will reside in a Jibrary in 
the timesharing computer system .. The MAPPS System data base files 
will reside on externa~ input/output devices (disk or magnetic tape). 
Both batch and interactive operation of the system is contemplated. 
It ' ,&. •• ,&. d th t 4.h .... t' d "1 b' ... ... is an",lclpaLc I a '" e in"erac we mo e Wl. e In grea ... es" USe. 
User Interface modules have been judiciously placed throughout the 
MAPPS System to insure effective interactive communication between 
the user and the system. The network of User Interface Modules 
includes the Executive User Interface (EUI), the Data Base Manager 
User Interface (DBMUI), and the Subprogram User Interfaces (SUI). 
Each User Interface module has its special purpose to satisfy. 
The EUI is the point of initialization. It is through the EUI that 
the user has the first opportunity to communicate commands and 
requests to the system. Directives are issued which enable specific 
execution sequencing, connecting of data base files, establishing 
exec~tion options, and determining error procedures: . 
The DBMUI gives the user the capability to work directly with the 
DBM exclusive of the other subprograms. The prime responsibility 
of the DBMUI will be to receive English language (external) state-
ments, translate the statements to internal program commands and 
instruct the DBMI accordingly. 
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Each SUI wi 11 interact with the user on matter
s concerning its 
respective subprogram. Through it the user wi
ll be able to input 
control and analytic data, specify execution o
ptions, establish 
input data file pointers and generally control 
events within the 
subp,·ogram. 
To converse with the MAPPS System (Appendix T), the user 
signs on the 
timesharing system and then executes the t·1APPS 
program. This is 
accomplished by retrieving the MAPPS modules fr
om the library, 
attaching the data base files. and then loading
 and executing the 
MAPPS programmqdules. Activation of MAPPS lea
ds to a conversa-
tion between the system and the user, first ab
out which function 
of the system is wanted, and then the dialogue 
with the part of 
the system that actually performs that fUnctio
n. Varieties of 
exchanges of parameters and results take place 
with the user Ulti-
mately ending the session and storing either in
termediate or final 
results of a design. The results are stored in
 the User Data Base 
Fil~ which can be recalled from the user's acco
unt files and accessed 
for reference at another time. 
In the course of a terminal session, or "conv
ersation,1i the system 
may recognize that a particular function will 
be excessively time 
consuming. It notifies the user and gives him
 the option of either 
continuing to process on-line or of setting up
 a remGte batch job 
to accomplish the function while the user does 
something else. User 
requests may also generate listings Of various
 data base files. 
The fvtAPPS System will be sufficiently flexible
 to allow a sophis-
ticated user to shortcut steps that are not ne
eded because of the 
user's in-depth knowledge of the system. The 
new user will be 
presented with inforw~tive messages as process
ing goes forward and 
'will also be able to retrieve some instruction
al text to clarify 
options at decision points. 
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Even though a Subprogram User Interface is planned for each 
subprogram installed in the system, it ;s not currently planned 
to have this interface supplant any of the already existing acti-
vities of the subprogram itself. The intention is for the SUI 
to merely supplement existing subprogram functions at the qdminis-
trative level. This especially applies where the c;ubprog"r'ams 
already exist as "stand alone" programs. Figure 461 illustrates 
the diVision of responsibility for inputing analytic data to a 
subprogram. 
I 
In the TRW/TSS, individual user-created data base files would 
reside on the individual user's account and be accessable only by 
that user unless the user gave specific permission via corrmands 
to TSS for another person to either read or write that file (or 
perhaps read and write). This is protection at the file level 
and external to the MAPPS System. Internal checks are also 
available in MAPPS for the protection of user files. When the 
DBM is directed to perform any data base function on a data base, 
it looks at the user's unique identification and determines if 
the requested function should be performed. If not, a diagnostic 
message will be issued to the user and the data base function not 
performed. 
9.8 MAPPS SYSTEM PERSONNEL 
Besides the Designer-Analyst user of the MAPPS System, there are 
two other categot'ies of support personnel involved with the system. 
They are the Data Base Administrator and the Computer System Support 
personnel. 
The Data Base Administrator is a person who is knowledgeable of 
the requirements and fUnctions of the MAPPS System. This person 
maintains the MAPPS basic data base files such as the Component 
Library and the System/Equipment files and assures that the r~APPS 
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modules are available for use. This person may also be responsible for 
maintenance of parameterized security permissions intl~rnal to MAPPS. 
The Computer System Support personnel are responsible for the maintenance 
and operation of the computer operating system under which. the MAPPS 
System runs. They perform programming, operation and data base 
administrative tasks fo\' the timesharing system as a whole. 
Designers who wish to trade results back and forth may do so on 
the individual level or possibly by incorporating their results in 
the MAPPS General System/Equipment Data Base File. This last 
would be done through the Data Base Administrator in accordance 
with established regulations. 
9.9 ERROR PROCESSING 
An important aspect of the design of the MAPPS System -is its handling 
of errors that occur in the course of a session with the user. Errors 
may result from abnormal condi ti ons in ei ther hardware or software. 
Hard\'Jare errors concern themselves with the mechanical and electronic 
equipment of the host computer system, including the computer main-
frame, the various peripheral devices attached to it, and the terminal 
utilized by the user. Hardware ma1function$ will not be the responsi-
bility of the MAPPS System Error Processor. Errors occurring 
in the host computer operating system are also outside the realm of 
the MAPPS System Error Processor. 
Software errors result from the incorrect processing of data which 
m~y be due to the program accepting invalid input data or incorrectly 
operating upon valid input data. In a complex system like MAPPS, 
software errors may occur at several levels: 
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User/System Interfaces 
• .Subprogram 
• Subprogram User Interface 
• Executive User Interface 
Inter-MAPPS Interfaces 
• Between any two modules that have an interface 
(common memory area, file) 
Errors at the User/System Interfaces wi 11 be dealt with in most 
cases by the Interfaces themselves. The programs accepting data 
from the user in the form of parameters, indications of decisions, 
etc. are responsible for making checks of validity and producing 
diagnostic messages to the user when the input is incorrect. A con-
siderable effort will be spent in ensuring the sufficiency and correct-
ness of the validity checks at the user interfaces. 
Most errors in the i,nterfaces between MAPPS modules wi 11 be removed in 
the debugging process. An Error Processor will be available to respond 
to certain types of errors and to provide a programmed means of attempt-
ing recovery. If recovery is not possible, the Error Processor will 
attempt to save whatever information it can for the user and for later 
error diagnosis before shutting down MAPPS System execution. 
In the case of a sophisticated timesharing system such as TRW's TSS, 
the resident error processing routines and administration procedures 
provide an excellent degree of confidence by the user'in being able 
to run his problem when he wants to. Hardware errors also fall within 
the boundaries of the resident system error processing routines. These 
usually require the re-execution of a problem using the data saved 
in. the checkpoint procedure most recently performed to get a full 
backup of the system at that time. These checkpoints are normally 
taken at hourly intervals or every two hours. Thus, in the event 
of a catastrophic system failure, the user would lose what information 
was in memory and have to back up to the previous checkpoint. 
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If intermediate results had been stored in the MAPPS permanent data 
base files since the beginning of the ~ession the user would most 
likely be able to retrieve them and start from that point as the 
permanent files are not very often disturbed in hardware malfunction 
si;tuations. 
The Error Processing (EP) module is provided for the purpose of evaluat-
ing MAPPS System execution errors and conducting a conversation with 
the user regarding potential solutions to the problem, providing that 
the problem is not catastrophic. In catastrophic situations the 
EP will take its own action in the most expeditious manner possible. 
The Error Processing module is invoked by the Executive when it 
determines that an error in. the control flow has occurred. This 
would most likely be an anomalous condition existing after a nested 
return of control 0)" other condition affecting the manner in which 
the Executive normally handles control flow. The Error Processor 
will attempt to salvage the operation, but if not able to will 
attempt to maintain the conversation with the user. In the event 
that even this is not feasible, it will attempt to allow the user 
to save whatever intermediate results were obtained prior to the 
EP ~nding the terminal session . 
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10. CONCLUSIONS ON MAPPS, PAST, PRESENT, AND FUTURE 
10.1 MAPPS BACKGROUND 
Being a long range program, the MAPPS is currently at the conclusion of 
its initial Phase-II effort. The Phase-I program started in 1973 amidst a 
growing concern from both the government, the industry, and the university 
regarding the need for and the lack of such a program. The prevailing 
feeling at that time was that although there already had been numerous 
circuit developments, too much reliance had been placed on design experience, 
trial and error, and occasional brute force, that too much emphases had been 
focused on "i t works II rather than "how and why it works ", and that these 
semi-intuitive and design-by-the-bench approaches often placed cost/schedule 
in peril. The MAPPS objective, therefore, was to provide the needed modeling, 
and analysis tools to reduce the. design, analysis, and development time, and 
thus the cost, in achieving confidently the required performances for power 
processing equipment and systems. Since then, the significance of this ob-
jective has been enhanced by the evolving trend of power processing. First, 
the trend of higher power has diminished the readiness of the "bench design ll • 
Next, growing sensitivity to cost and the consequent standardization effort 
has placed more and more emphasis on an analysis-based design. 
Power processing, by nature, is harware-oriented. Transient-prone semi-
conductors, insidious magnetics, evasive noises, and ever-changing equipment 
requirements, all seem to overshadow the subtle need for, say, control-loop 
analysis or power-circuit design optimization. Understandably, a designer 
in real life is too occupied to have that much time to dwell in modeling and 
analysis. ~After a few years in the industry, a designer becomes too valuable 
in producing the required hardware within the specified cost/schedule, with 
the consequence that usually one (or a few) analyst in a given organization 
ends up performing advanced analysis for all other engineers. 
This distinct division between hardware and software can be costly for 
the following reasons: 
• Due to their casted role, the analysts only analyze the design 
already generated by the designer, which may happen to be quite 
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marginal to start with. Modifications recomm
ended by the analysts may 
have surfaced too far down stream in the hard
ware unit development and 
testing; they often are tacitly disregarded, 
only to find that the 
marginal design to manifest itself later, cau
sing even greater anguish 
in the final system integration testing. 
• The analysts, working toward the improvem
ent of certain specific 
circuit performances, may recommend changes t
hat are experimentally 
revealed later to be detrimental to other per
formance characteristics, 
thus motivating further changes. Such long-p
eriod, costly vicious 
cycles of design iterations are not uncommon 
in the hardware develop-
ment. How much it will be better, then, if o
ne can combine analysis 
and design into one task, and do it right by 
the designer/analyst 
the first time. 
10.2. MAPPS EMPHASES AND TWO DIVERSIFIED V
IEWPOINTS 
Accepting the premise that the designers are 
the backbone of the industry, 
and on whom the major benefits of the MAPPS program should
 fall, what remains 
to be seen is how should a program like MAPPS
 proceed in order to reach this 
int~nded goal. To this end there have been d
ifferent schools of thoughts: 
(l)The first school of thought rightfully asserts that 
a designer has 
to base the design on certain information gai
ned from modeling and 
analysis, preferrably in the closed-form equ
ations or insight-producing 
equivalent circuit models. The primary thru
st of the MAPPS program 
should therefore be tutorial in generating, a
ssembling, and dissemin-
ating the analytically-based, design-oriented
 information. A designer 
can then utilize this information to his adv
antage, and apply it to 
the specific applications as required. 
(2)The second school of thought regards the primary thr
ust of the MAPPS 
program as the generation of analysis-based, 
design-oriented, com-
puterized subprograms, which the users can re
adily adopt for solving 
the specific problems at hand. The designers
 look to these subprograms 
as ever-helpful and trustworthy working partn
ers; it matters little 
to the designer that they really do not quite
 understand their powerful 
partners as long as the partners consistentl
y deomonstrate the abilities 
to perform the needed design and analysis fu
nctions. 217 
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The validity of the first school of thought is beyond any dispute. An 
analytically-based design, well understood by the designer, is the Ultimate 
design. The only attendent asumption is that the designers, confronted by 
all their semiconductor-, mag~etics-, noise-, and specification-related hard-
ware concerns and occasionally their own modest modeling, analysis, and 
computational backgrounds, are still sufficiently energetic and resourceful 
to comprehend and to skillfully apply the analysis and the analytically-
based design information. This assumption becomes particularly vulnerable 
when applied to a more complicated problem in which closed-form representations 
and high-order equivalent circuits are generally inapplicable. 
The strength of the second school of thought is derived from the fact 
that it can be very practical, particularly for complicated designs of highly-
nonlinear origins. User's confidence toward the II subprogram partners II can be 
readily enhanced with a few applications) and the subprograms become ultimate 
engineering tools. However, there is a serious weakness inherent in this 
relationship. The subprograms, being numerical' by nature, must be centered 
on a given circuit configuration based on which computerized subprogram ana-
lytical routines are generated and executed. Consequently, the circuit con-
figurations or the problems implemented in the subprograms must be well 
standardized and suited for a multitude of users. Otherwise, individual 
subprograms will have to be custom-made for individual users to handle 
specific design/analysis applications. 
10.3 MAPPS MODELING AND ANALYSIS EFFORT SUMMARY 
Recognizing the merits and limitations of the two diversified thoughts, 
and realizing that the MAPPS program should not regard one with favor over 
the other, the modeling and analysis efforts conducted so far have been en-
compassing these diversifications. These efforts are summarized in the four 
major categories shown below. Notice the component library effort is not 
included here, as its nature is by no means related to the modeling and 
analYSis of power processing systems. 
• Control Performance Analysis 
• Control Circuit Design 
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• Power Circuit Design Optimization 
• System Analysis 
To make MAPPS easy for a designer to use and to release the user's need 
for an extepsive knowledge of computer systems and programming, an expandable 
Data Management Program is also implemented to coordinate all subprograms 
and their respective user interfaces. 
10.3.1 Control Performance Analysis 
The control performance analysis includes the discrete time-domain an-
alysis, the impulse function analysis, the average time-domain analysis, 
and the discrete time-domain simulation. 
The disct'ete time-domain approach provides the most accurate small-
signal analysis. A step-by-step analysis procedure is clearly described 
to fulfill the tutorial objective of the MAPPS program. From this pro-
cedure, a user with the proper background can hopefully adapt the 
analytical approach to a specific problem at hand. As for subprogram 
generation, a multiple-loop control circuit configuration, developed in 
another NASA program and intended for future regulator control-circuit 
standardization, is used. The subprograms cover both the buck and boost 
power stages. In the buck regulator, both continuous and discontinuous 
conduction are handled in a single subprogram. Consequently, the two 
previously-described diversified schools of thought are all practiced 
in the ~~PPS program in the area of the discrete time-domain analysi~. 
In the immediate follow-on phase, three different subprograms will be 
completed, one for each of the buck, boost, and buck-boost power stages. 
Each subprogram will incorporate continuous and discontinuous inductor-
current conduction modes, and will contain the aforementioned standardized 
multiple-loop configuration using various duty-cycle control methods. 
The principle of the impulse-function approach is described, which 
provides as an end result the transfer function between the input duty-
cycle signal and the output of the power stage. For both continuous and 
discontinuous conductions, conventional frequency domain transfer functions 
are generated for all three basic power stages, and can be easily adapted 
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for regulator small-signal an
alysis. However, the lack of 
a complementary 
line-input-to-power-stage-out
put transfer function has ham
pered its 
utility. Further work in thi
s area is not planned in the i
mnediate follow-
on phase. 
The average time-domain analy
sis is the subject of another report, 
prepared by Cal Tech under a su
bcontract to TRW. The powerfu
l canonical 
models generated by this appro
ach for all three basic power 
stages are 
slightly modified into a dual
-input (line and duty-cycle) power st
age 
transfer functions in the con
ventional frequency dOlllain, w
hich can be 
readily adapted by a user. In
 conjunction with the linear analog si
g-
nal processor and the lineariz
ed digital signal processor (via des
cribing 
function), the control-dependent per
formances of a complete singl
e-loop 
controlled regulator can be a
nalyzed, almost routinely. Si
nce there 
is a lack of the so called "st
andardized" single-loop analog
 and 
digital Signal processors, no 
subprogram based on the aVeraq
e time-
domain analysis is generated 
for the single-loop control. 
The appli-
cation of the average time-dom
ain analysis to multiple-loop 
control 
is currently the subject of another NA
SA program, NAS3-20l02. There
, 
the intimacy existed among the
 power stage, the digital-, an
d the 
analog-signal processor requi
ring a slightly different dua
l-input trans-
fer block diagram for the com
plete regulator. In the next 
MAPPS follow-
on program, results obtained 
from NAS3-20l02 will be implem
ented in sub-
program form for the standard
ized multiple-loop control. A
gain, the two 
aforementioned schools of tho
ught are thus practiced in the
 MAPPS program 
in the area of average time-do
main analysis. 
The discrete time-domain simu
lation is a straight forward e
xtension 
of the discrete analysis. De
tails of switched-interval pro
pagation 
through the state transition 
matrices are outlined, and the
 computer 
iterations clearly described 
through examples of flow char
ts. Sub-
programs based on the aforeme
ntioned standardized multiple-
loop control 
are generated to demonstrate 
the large-signal performance 
simulation 
such as the regulator stabilit
y-in-the large (startup) and the reg
ulator 
responses to severe line/load 
step changes, thus fulfilling 
the tutorial 
as well as the application go
als originally intended. With
 the simulation 
methodology and its cost-effec
tiveness vividly demonstrated
, no definite 
simulation project is planned for the 
MAPPS immediate follow-on pha
se. 
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10.3.2 Control Circuit Design 
Instead of analyzing the control-dependent performances, the essence 
of the control circuit design goes one step further, i.e., it allows one 
to perform a control-circuit design based on a given set of control-dependent 
performance specifications. Through an example on the single-loop basic buck 
regulator design, the essential design procedure in order to meet a given 
stability-related requirement is tutorially demonstrated and reduced to 
practice through a control design subprogram, which not only identifies 
asymptotically the needed lead/lag compensation, hut also pe>rform<; ciesion 
synthesis of a given compensation network configuration to numerically 
detennine the related control-circuit parameters. In the next MAPPS program 
phase, the control design will be extended to show how other performances 
such as audiosusceptibility and output impedance can be included in the 
control design procedure. Furthermore, control design based on results 
obtained from the aforementioned program of standardized multiple-loop 
control will be incorporated as control design subprograms, thus again 
satisfying the intended tutorial and application roles prescribed for 
the MAPPS program. 
10.3.3 Power-Circuit Design Optimization 
The design optimization pursued in the MAPPS program represents the 
first serious attempt by which an act of optimization is introduced into 
the power converter design. While the pioneering effort has been some-
what agonizing, its return is certainly gratifying. First, a design 
optimization methodology relating power-converter design requirements, 
design variables, and design constraints is tutorially developed. Based 
on this methodology, various mathematical and computational techniques are 
selectively applied to several practical power-converter design-optilnization 
problems. The Lagrange-multiplier method is applied to magnetics design 
optimization, from which novel design equations are derived for optimum-
weight and optimum-loss inductors and transformers. These design equa-
tions are assembled into separate design optimization subprograms to free 
a designer from tedious computations, thus again adhereing to a balanced 
tutorial and application program objective. For more complicated problems 
for which closed-form solutions are impr'actical, nonlinear progralTl11ing 
optimization routines are used to seek out the optimum design numerically. 
In these endeavors, detailed design equations are given, and the specific 
nonlinear programming codes and program listings are provided. The most 
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elaborate design optimization undertaken in the MAPPS program has been a 
complete buck converter including an input filter and containing twenty-
three design variables, which has been reduced into a practical design 
optimization subprogram. In the immediate follow-on phase, the design 
optimization will be extended to include the complete boost and the buck 
boost power converters. This is perfectly suitable for subprogram gen-
erations, for the three basic power stages are universally-stan~ardized 
circuit configurations. 
10.3.4 System Analysis 
In terms of system analysis, the numerically-oriented subprogram 
approach is more sensible, as even the least complicated system is likely 
to defy a purely analytically-based design. Since a power processing 
system is comprised of a multiple of interconnected power processing 
equipment, the system analysis is naturally related to the subprograms 
generated for equipm~nt performance analysis and/or design optimization. 
In the MAPPS program, a 12th order regulator system is simulated for its 
startup characteristic thus demonstraing the feasibility of applying the 
cost-effective discrete time-domain simulation to large-scale power 
systems. A source-converter system is also successfully investigated 
for total system weight optimization, which identifies the optimum con-
verter switching frequency as well as the optimum converter efficiency 
that will give an optimum system weight for a given source density (watt 
per grams). How much system analysis effort will be expended in the 
next follow-on depends primarily on the level of support; the best chance 
for engaging in extensive system analysis is for one of the NASA dedicated 
future missions such as the electric propulsion system and/or the direct-
broadcast communication power system, for which the payoff of conducting 
system analysis can be well justified. 
Thus, the present and immediate future MAPPS efforts have been brief-
ly summarized. One aspect of MAPPS subprograms that repeatedly reinforcing 
itself is the need for "standardization." Aside from being obviously cost-
effect.ive from the viewpoint of hardware development and production, the 
standardization also enables the utilization of the most effective analy-
tical approach for conducting performance analysis, control-circuit design, 
power-circuit design optimization, and, to a certain degree, system analysis. 
Purely from an analytical viewpoint, the validity of the current trend for 
standardization is thus enhanced. 
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10.4 CONCLUSIONS 
To anyone working with switchin
g regulators, converters, and s
ystems 
comprised of these equipment, c
ertain design and analysis intr
icacies in-
evitably make themselves felt t
hroughout the equipment and sys
tem design 
and development stage. Empiric
al and intuitive reliances ofte
n intercede 
with the designer's desire to b
e "more scientific" and his com
mitment of 
being lion schedule ". Handicapp
ed by a general lack of establi
shed modeling, 
analysis. design, and optimiza
tion tools, it has not been unco
mmon for a 
power processing designer to fa
ce the perplexing situation of
 not being able 
tJ fulfill any of the desire or
 the commitment. 
The cost/schedule plights that 
most equipment and system desig
ners find 
themselves in, have to do with 
at least one of the following e
ntities: 
weight/efficiency, performance 
requirement, and trial-and-erro
r design it-
erations. While power process
ing as a technology has reached
 the level of 
sophistication where the model
ing, analysis, design, and optim
ization of 
these entities should have been
 well established, a survey of 
literatures 
conducted at the initiation of
 the MAPPS program had proved t
he contrary. 
Needless to say, such inadequa
cies inevitably lead to weight/
efficiency, 
performance, and cost penalties
. In addition, the recent evol
ving trend 
of higher power and equipment 
standardization has further hei
ghtened the 
need for analytically-based de
sign and optimization. 
It is therefore the expressed o
bjective of the MAPPS program to provide
 
analytical engineering tools t
o enable 'conceptual design and 
tradeoff studies 
and to reduce the design, anal
ysis, and development time, and
 thus the cost, 
in achieving the required perfo
rmances for power processing e
quipment and 
systems. As is evident from th
e contents of this report, both
 tutorial- and 
application-oriented modeling/
analysis/design/optimization ef
forts are em-
phasized, which have resulted i
n the following general achiev
ements: 
• The methodologies of power p
rocessing modeling, analysis, d
esign, 
and optimization, are all well 
established. 
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• Application-oriented
 analysis, design, and 
optimization subprogram
s 
are becoming available 
for designer. 
• Cost-effective system
 configuration study an
d system disturbance 
propagation are now fea
sible. 
• With full support in
 the future, the MAPPS 
should become 
compatible "partners" to
 all designers. 
• An expandable data m
anagement program intend
ed for user's con-
venience in using the v
arious MAPPS subprograms
 is also demonstrated 
Based on progress made 
thus far, continued MAP
PS effort undoubtedly w
ill 
lead to the following: 
• Analyze all performa
nces for commonly-used 
power processing equipm
ent 
and selected systems. 
• Detailed power circu
it design optimization t
o meet given power-
dependent performance r
equirements. 
• Standardized control
-circuit design to meet 
all control-dependent 
performance requiremen
ts. 
• Identification of op
timum system configurat
ions and system failure
 
mode effects " 
Power processing techno
logy has been, .by neces
sity, an evolving one. 
It 
is perhaps not an under
statement that, in term
s of modeling and analy
sis, the 
level of sophistication
 has been much below th
at of circuit developme
nts. 
The industry, however, 
has reached the stage w
here such a gap can no 
longer 
be tolerated without in
curring severe penaltie
s. It is therefore to 
the 
advancement of power pr
ocessing,: modeling, ana
lysis, design, and simu
lation 
that this program effor
t is dedicated. (Appendix U) 
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11. APPENDICES 
The appendices supplement the presentations give- in the main text. 
They consist of papers presented in the various conferences as well as other 
unpublished work under the sponsorship of Contract NAS3-l9690 .. Often con-
taining details of analytical/computational effort, the appendices dealing 
with the following topics are hereby regarded as an inseparable entity to the 
main text: 
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APPENDIX A 
TIHE DOHAIll HODELLING AND STABILITY ANALYSIS OF AN INTEGRAL 
PUI,SE FREQUENCY 1I0DULATED DC TO DC POlvER CONVERTER 
R. P. IHens and Y. Yu 
TRW Systems 
Redondo Beach, California 
J. E. Triner 
llASA Leld,s Research Center 
Cleveland, Ohio 
ABSTRACT 
Using state variable representation a nonlinear, 
discrete-time syatem is derived that models the con-
verter exactly. This system is linearized about its 
steady state solution, and converter stability, 
transient response and audio susceptibility are 
studied. The steady state solution of the converter 
is stable if and only if all the roots of the lin-
earized system are absolutely le$'l than unity. Ex-
cellent agreement with laboratory test data has been 
observed. 
I. INTRODUCTION 
DC to DC power convettets play an important 
role in satellite power distribution system~ and 
standardization and optimization of converter design 
and perfotmance are of considerable intetest to the 
aerospace power processing industry. In order to 
optimize converter design and performance a thorough 
understanding of the converter as'a system is re-
quired and one must be able to analytically predict 
such important convetter behavior as stability, 
transient response and audio susceptibility (closed 
loop frequency response). POHer converters, also 
called regulators, of the class considered here, em-
ploy pulse modulation for controlling the dutycycle 
with which a primary power source is switched to a 
load so that a prescribed constant load voltage is 
maintained. The pulse modulation process presents 
considerable difficulties in analyzing the behavior 
of these regulators by conventional frequency domain. 
analysis techniques and many approximations in sys-
tem modelling are usually required. These difficul-
ties are apparent from recently published frequency-
domain analytical results, which either limit the 
analytical applicability to a specific dutycycle 
control mode (e.g., constant frequency, constant on-
time, etc.,) or assume the validity of applying lin-
eat: feedback theory to nonlinear control loops [1,2J. 
This paper presents a new approach to the prob-
lem of converter modelling based on time domain de-
scription and analysis of pulse modulation systems 
[3,4). An equivalent, nonlinear discrete time sys-
tem is derived that describes the pulse modulation 
process and the converter behavior exactly. After 
lineariZation about the discrete time equilibrium 
solution (steady state), stability is readily estab-
lished as a function of any arbitrary converter 
parameter \~ith the information being graphically 
displayed in terms of the locations of the syste8 
roots in the complex plane. Besides obtaining con-
verter stability criteria this analysis technique 
also provides information on transient behavior and 
audio susceptibility (closed loop frequency re-
sponse). 
An important feature of the present approach 
is that it makes extensive use of a digital COr.l-
puter as an analysis tool, replacing many difficult 
and tedious analytical computations by numerical 
solutions and making thereby a certain degree. of 
automation of power converter modelling and analy-
sis possible. The developed technique promise.s to 
be a valuable tool in converter modelling and anal-
ysis. It is applied in this paper to analyze a 
series sHitched regulator (buck), but it is also 
applicable to other regulator configurations such 
as the boost and buck-boost, for example, and even 
to converters operating I.ith a discontinuous in-
ductor current. This will be described in a futur~ 
paper. 
II. TIHE DOHAIN HODELLING 
Consider the series switched regulator shOlm 
in Figure 1. The cri.tical element of the rugulator 
is the pulse modulator that controls the power 
switch Q (actually a transIstor) by periodically 
opening and closing it in such a manner, thnt the 
output voltage eo is mnlntained at some specified 
reference voltage ER.By comparing the output volt-
age eo Hith the voltage ER an error signal is formed 
which is then integrated together Idth a voHage 
proportional to the derivative ,of eo and an AC sig-
nal obtained from a secondary winding of the power 
stage inductor. Whenever the output e
c 
of the in-
tegrator exceeds a specified threshold ET, thti'pOl"ar 
switch closes for a predetermined fixed time Ton' 
here 20 llsec. If upon reopening e
c 
<: ET, the switch 
remains open for an unknown period Toff until once 
more the condition e > ET is satisfied and the 
. c -
switch closes again for Ton seconds; jf e
c 
_ ET upon 
reopening, the switch will remain open for a mlni~ 
mum, fixed off-time Toff-nlin' This techniquf. of 
ORIGINAIJ PAUS .-
OF. POOR QUAQTlI 
227 
I 
1 
1 
1 
1 
.. ~ 
J 
I 
I 
I 
I 
',:' 
\ , 
, 
I 
228 
~rt'or signal encoding is S(lIHll'ally kl\o\~n as inceSt'ul pulse ft'equilltcy modulation (IPFN) !Illcl it pre.sellts 
considet"llble dif!1cultie5 in analyzing tho behllvior 
of the regulatcr circuit cf }'igure 1 by convenl:;ionnl frequency domain analysis techniqucs. 
:;;:;.s::::~' E 
- - '1' 
'n • TURNS RA1'IO 
Figuro 1. Sel'ies SId tt',hcd l\OgullltOt" 
Formulation of State Equations 
From Figure 1 it is appal:cmt that the system hus throe states which are defincd us £o.11ol/s: the 
outp\lt voltage e , the current: i' .flo\~ins tlll:ough the 0. 
inductor La, und the cutput e
c 
of the integrator 
(opeL'ucionul amplifiar). lly inspection or Figure 1 
olle obtains thll follO\~ins equutions, assUl\\ing thllt 
the input impedance of the caOI:1.'01 lletwOl.'k inside 
the dashed bax is neurly infinite robtive to ~, as is tlw Case. 
di 1 (c. -0 -R i) dt .. Lo i 0. 0 
eo .. RS (i _~o) + v I>t c 
dv 
c 
dt 
(1) 
(2) 
(3) 
tliffexentiuc:!.I1S eo in l~qllatlo.n (2) \~iCh resp~ct: to 
t:i,Ill!l, and substituting 1'0.1: di/dl: lind dv !dt from (1) c 
und (3) yields 
dc 
o di: '" 
Equations (1) and (4) are tho SLate equutions of th~ 
Po\~(\~ circuit. Assuming II coutinuous indllctol' Cllt-
rent, the input: vOlt1l81l ei is defined by 
f Ei ,,.hen switch Q is clo$(ld 
Ci .. ) ~ 0 ,,.han 5\,.i\:ch Q is cpen (5) 
'rhe ope.rll tiolllll ump1ifier is ccnnected as UI1 intl'-gl:ator \deh tho. lloninvortins input serving as the 
reference. 'rhus. the voltage 0. Idell l'(!Sjlect to. e 
ground is given b)' 
\,.here the dot denotes diffi.'l:entiation wich respect 
to time (d/de). 
Differentiating (6) yields 
nR 
+ -2- i 
R'lel 
The qlwntity e :Ull be s.\lbstituCed froll\ (II), and ,lc-fininl,\ the stage vector x as 
l' x .. [eo,i'(!c l (ll) 
-lind the input vector u us 
- l' u .. [("i,ER] (9 ) 
Equations (1), (4) und (7) IntI)' be writton in compm:l form as 
(Hl) 
where c1l<:> Clllries of the 3 by 3 lIlntL'ix P nncl thl~ 3 by 2 I1lntrix G m:c defined in terllls of Cil'Quit pm'n-l1\oters in Appendix A. l~qulltion (10) is the SCntl' 
equation of the oonvetter describing it t'cgardless 
of whilthor~, the sl~i tcll Q is 0P(>I\ or c1os<:>d. th.lt"!.'ly the inptlt 1I ('!lungos in ~lccordance \~;I,th (5) \~hlll1 Llle 
switch opellS and closes. 
I\quivlllent: Nonlinollr DisCl'cte Tilile System 
The solution to (10) :Is giVen by 
~ I (t::··t)F-+. c Ou (t) d t 
t 
o 
or, since ~ is piecewise const;nnc, 
iCI: +'X) k no ~Jr -Fs + e e 
o 
(11) 
1 
1 
1 
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1'lw lNltrll-. tn) .Is kl\\.",'\\ <H.l til\' !ltl1t~ \l'<1,,:l1t.llll\ 
\\\l\tril( \11 thl' ,\1~·lltl'I\\. f'1\hlti-''' tl~) hl'.~\\\\\t'H Ih1\,' 
};(tk+l') '" .:-en ~"ttk) + 11('n u~tk) Wi) 
1'11,,1 Vn.llltj \)( thl.\ :\.\\\,\11: \'QCh'l' U\Ck,) ,lu}\tll\(!s (\II tho 
/0' t.t:,\to \\f til" m~lt.ch 4 I\t UI\\6\ t k, Nutt) thi\C the nUl'" 
tt'I,'t'!! ! nll"l 1\ aI'" \'o.h' /1 fmwt!\\T\ \\1' th" t lll\(\ !Itt'!' 
t' \,'Irll'h \\t't'\! l),'\t bu C"lwtnnt ,mIl \I'h,\!!t) \\l:1xJI\\U\\\ j)!ll'''' ll\:t;l.~l1Hl\ \r'll\l~ J.s tl;!.thlll..' ~l\" I'\t' 'ruffl \hlpu\\\l~.n!; 0\\ 
tIl<' st~\t<! \ll~ th,} ~\~:ltch *11; I. t~. -
r\n' !!iml'lt!, l\'\~ ~1'lh,l,' S;Nlt\'\\\H tl\(> \\\,Hl'h','$ .:- ('0 
')\\\1 p(n ~lin "ft.,,, t'l' Hi\/Q)'t1l'1I11y- iWa l\l;Ht1d ,Ill ,\l~I.'hn\:l.\' ftl\\I.'tio\\<\ 1.)1' 1\ <Hi :is tlw I.'ns", hIt tilt' 
l'1"'~I.,nt: >:"\\\'('l'tl.'t' sy;Jtt.'1Il t!!e,' ;\l'l't'lldi~ ll) \ lInt .l\w 
fl l:l;I.'tiN'n,l "-1\\1\1.~!~i:! {)l)pl:lcl111 h' tl) i\ \'ut'.I.l'tY tIL 1',1\\_ 
V.h'te\' (~()\\HI;\u.'ilt;.lMIl (Mlll(\ Clf p')lul!hl~' hi}\h 01'I!tn:) I t;h~' m"tl'1i)~\1! ~"~'l') nnd n(l') In'~~ «\'/ll\1;l.!:ed n\lI11i"rh'II1;L\! 
t>y 1'1 d:t!l:l.tt\l l'l\llll'utm:. The I\\:ltd~ (>~)\o"e1\t;:t,\.t or '. 
\·'\1\\<\,,1\1\\ (U) Is t'Vl.\lllI\Ct,,1 h'I\\\\ .ltfl 1l,n.'h'H "t~\Wl\­{~<l\il"H:.;h'l1, t.(I., 
,,>1. th thl,) nU\l\b,n' i.'f tm.'IIm to hI '1l\,ll.'li lll):tt\~ dllt('t'tdni"u b~' <U\ el'l.'l.Yt' n';j,cN'iunl ('Olll(I\IC<lt;l.I,\\\ (If n('.t') 1H thon stnlt"htfo\'\~i!.l'u Ilsins t;\"""',,,\\hl~\l \I]:' RUlIg\".KIlt:t<l :l,,-~~'ll.l·{\t:ll,In (l\'(\l' tIlt' :lncl'l.'v<11 {t),'l'j. '1'1\\\ i)(\I\ll'ut~\tl()1\ 
,'t } (0 mId n (1') lti IlNlW~\l\\l\\thl 11}1 ,I VlIN('I'lON t{lll\-l'R\~1RAH \\'.1. th '1' m; fI :tOt'III<! 1 pm'nmlltN ;11,\ UI,)t HT) 
,In,\ t'rl') '.'<\l\ \l{1 i:'w)lll1ltl'l\ tt,\, (\l\Y ~lp~'~H1l.'ll 'f. 
If I'lle' 1l<1t1lh't l "'~ <,,\'~n if VIW ,\l)');1 n,'t Il'illh In, 
t'\',llIHHt' .:- 'md 1\ :tn ,'AI'ut'l1 lllSt11,:t.'lliv !'\;\\'1l1j it :j,~\ ~HJ 11 UHf'lui t(\ t'~\;ab.u;1h t1l., ~;tt'l\.;'tm'~' llf thtl 1\\/1-' 
t d.\.'NI. Thl!). I.'lm h(1 d"nt) q\lit~, <,,\nU), lW lil.'c in!{ tht' 
st l'\l.c:tm'\, Ilf (:1\& I\ll\tt';t';-t~tt l~ <\IlIl li nml th~\l 'lppl),:l.n£. 
th<.\ IIII!' tll,,11 uf :L1H;"l'I\,Ih,t;l."l\ (Apl'm"ll~ 1\) t"'l' \',1\\\\:,111;-
F'l' 
lll}\ .:-tn " t' . wtt'l\nut nvtuaUy pt\l'flll'l1\:!\\}t tlw 1'1'11\"" 
J)\ltilt i,'ns.. It l\'U\?-'~il thnt 
[;" "~l~ 1 -t "H ';':;:1 >l'.,~ i.i ml.l "'" Il:.!:t l un ~,.. d:, ,",\1 .. 1 dJ1 \'1;.1 ["u 0] 
_1",; 
'tlll\ l.':t:ll.'CI ~\\ld.l;'$ 1n tilt' tl\1ru ;:~\hmll\ III -I' 1\\diQ~N 
chnt l)<.>t\,'tWI1 ;)"}lb~h t.;!.l\\Nl tll", ;1ttitt' ~J ,-,I' thl;' ~j\ ... 
tl.'l:\1"1t(ll~ dOtlll \1\11:; nffililt the P"\~~l' st"s" V/\I'illhlNl
t <m\\. tit!>. <)\1\:\'),' tJJ '" 1 J:t!l'nt:tfl~$. \d~h thtl In.tQRi.'l)t:l\l', Thh~ is nllW d<'~\l' ft'{\\\l I'h~'~2tC~\l, l'(\i\;1\)l\ill~ l\y ~I:l(!\1\\:t\\­
in}: t;hi;) vttU\\U \1t<\~L'I\m ".r .l-'t~\I\'~ 1. '1'lw ~l\i"~Nl 111 
tilt' ml\td~ 1\ h!I\lCl *' illmUin' phyd\'ul, Jn~\'Irl'\'t.t,\t i"l' 
",ltl! rtMl'n~t hi th" ertMt Qf th€l t'nf!:'l'l:'IWI:' v" It I'll" 
l1t \'1\ thii l'\\\~Ql~ llti\~i} o.~ til,. \'I»\1I1'ltN'. 
Tilt' t'ltuiviI h'llt \lil;,~n't\'l t till" S~'ilt~'\1\ ,'1 tl" "'\I\~ 
l!tn'tln' Idll f\\.\W btl lh'l':l\'t'u. }'l}l\\\'l:':.' !!I\lWiI \'1: ,HI .\ 
1.\11\\' n\~ll \11 tim" ,md \1\1'\'1.'( \' ilt'\YNI tlw l'\tl'l'\'~" ,'t 
l)l;tfihlillhins. l\\.'t".t:J.\.'" n'}t(n!Hs~\\ th~ t l\1\t' Inilt,lIl\'\"1 
tk' N,,!,. UnIt tkH ~ tv £,.,~. I.\I\\' k, tillwt ~\'\lt\h'h'.t 
to lIt' \'l'\Ultmu, 
\'It 
I' 
};,lS;\ltl~;l, In\\uc \'\,1tn}ttl et ~Ul ,I FI\1lI.' t 1\,\\ ":n.\\\., 
'1'1\11 eq\l:tv<11"IH ,Um'n'tl;\ t:tml' ~ly~tt'I:1 tl' hI' lti\'\'l\ 
h,w,' \h\!lI.~dm\\1 thtl \·,Is.llli\t\.\\' lmlHw:l.('l' In t pn,,« I'l th~ tim,' ~'\\!l,\luth~n \,f tt~ ~~t~ti' \·~,,'tI.W X ,it tlw ,lh: .. 
~r~t~ 11m~ :lu.t<l1\~~. tkt k • 011.~! •••• P~llntn~ 
th!.' ~.l1l'\ll~l \, tl\'\\l \; I ~'R 
U .. ~OJ ;1n~1 
t;\ l~ 
l~ 
k _ 
\~l\i:rt' l~'H h1 <\ t\1\\N h'lI Qf :~ (tk) 1.1,':1\'1'.11>\,,1 1\11* p:U\)ttl.~' h~. thg \\\\lI.\lIt<lt(ll' thl'l'!;lh(lhl I'\.\mllt!\'n 
N"tt, tlhlt ltl\~('n ,)\\\' iIlH:!ul tlflltH l'.tt,,\, l':'l\\i\l h',\ll 
Cl.~) t\\\d (~t))_NII\ ht' II:H'tI\ t,' \'''II1\I\It:.;. t""'\ll'il1v{'1~' t,hi:' 
ntl\t.t' V''''tIW ~(tk\ h'r n:n hltm',' tllllt, t\\lttmw,,:~ t
k
• 
:\,hI.Wt\r~\rt\, thYRI.' t'I1\\"t:h)n.t'~lW"~W\\t till' ,'\quh'<\h'\lt 
dith'rt'tll t:t\1I'1 ~:'·l;t.,\\\ h,\' t I", 1.'~\\\"t,\·tN°, \.1t':;n'l.hlJI~ 
len ntnt<' nt ell., tIml' '!n!ltm\\"t'~l t1- ~\~t\Nl~! I.:-Hh\\\\t 
<Hly t11'prmdl""UNW, N(I\,lC' <!lltl\ tll'H. l~III\'\tt.)n \l'n \!Nl~rl.lli'H {\. 1\\'ll\J:t\\<,,\\' \1 t H ;:ret t' H\\\,~ ~l~·.t tOm "\)\'mwI' 
k _, 
I.
I f tilt' ,lnwl\,\el\,'\\ l'f 'I' t· t. \ll\ t Ih~ <~tIU I' ~ i. tj \ \'t,l 
\\ .' \.. t~(illl\tJun (Jt)). lh'hlgl1\)l: till,' t·\\\'t';-Il\(lhl \'\\lt4S~1 1\1' 
tl> th., dRht lumd ~d\h\ \\f (':ll) , 11\\\ \\\l\ll\\lnt"l thrt'I'~ 
hol\1 ~o1\\H t1t\\1 'Im~' ttl' l,'~l'n't111t;\i :t1\ ~\tlil\\h\nl t\'\~ll\ aHt 
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solutiull 01 thl! system (19) is of prime interest and 
il Is defined by the condition 
-* 
x(tk+l } .. x(tk) • x .. constant for all k 
k+l k * Toff - Toff • Toff .. constant for all It 
(22) 
First the approximate steady state solution is COm-
puted. From dutycycle and nux conservation consid-
l)"Cacions it follows that 
(23) 
\~here ~ is numerically equivalent to the regulated 
DC output voltage. Denoting 
* T 
P 
(24) 
and applying (17) 
EOl th-= firs l LWO 
and (22) when expanding (19) yields 
rows lthe third row of (19) yields 
• no information on x3), 
[j] . [::~ :jl 
• Tp 
(25) 
1< * * which can be solved for x and x since T is approx-1 2 p 
imately known. Thus, 
(26) 
* The third state x3 is determined from the threshold 
condition (20) as: 
1< 1< * * * * 
x3 = ET - ~31 (Toff ) Xl - $32(Toff ) x2 - d32(Toff)~ 
(27) 
-* The steady state solution x determined by this 
method is not exact because the power circuit is not 
completely lossless so that the dutycycle relation-
ship of (23) is only an approximation, but a very 
-'* good one. How well this x appl:oximates the true 
equilibrium solution can be determined by checking 
how closely xk and x k+l match when using (19) for 
propagating the state through one cycle starting 
- -* 
"'ith "k .. x. The best method for determining the 
* exact steady state is to determine the exact Toff by 
itel"ative linearization (Newton's method) on the 
cycle to cycle matching condition for the third state 
(which is the integrator output and directly controls 
the threshold condition). The iterative process is 
started with the above computed approximate steady 
state values and thus converges usually very fast. 
More details of this procedure are described next. 
Define the system state when the power switch 
turns on as: 
zk ~ - k x (tk+'roff ) C:'8) 
and clearly 
z3 (tk) ET for all k • 0,1,2, ... (29) 
In the steady state one has: 
r~· r' ~12 J [';1 ['" 0 o ] [~(30) "22 Q x2 + ~:n z2 'i'2l 1 I ,i] ET 4'31 <1'32 1.>31 u3,! I 
* 
,~ 
Toff Tolf 
Clearly, i f ~ I1nrl·r* 'ItO t:,~ t. •• ~..;l sU,ddy sLate 
oft 
values, then one must satisfy the state. Illiltching 
condition: 
Smatch=l{;-[f.31(Ton)Z~+$32(Ton)Z~+E'r+d31 ('ron)Ei 
(31) 
* since the sqt;are bracketed term should equal x3' 
Note now that via Equations (26), (27) and (30), 
the function S 1 is really only a function of 
* matcl * 
Toff' and one wishes to determine Toff such that 
* Smatch(ToH) o (32) 
Iterative linearization (Newton's method [11]) may 
now be applied to (32) to determine the exact value 
* for T
off • The entire procedure is performed by the 
computer with the required partial derivative 
a Smatch!aT
off being evalull ted numerically. Conver-
gence from the approximate. steady state to the ex-
act steady state is usually within 1-3 iterations. 
-* ->~ 1I0te that the difference between x and z de-
notes the peak-to-peak steady state ripple, pro-
vided the inductor current i and output voltage eo 
are in phase. This is usually the case, lInless tim 
series equivalent resistance R~ of the capc:itor Co 
is equal to zero. Note thut Xl denotes the maximum 
1< 
value, and zl the minimum value, o"f the limit cycle 
of the regulated output eo. 
III. STABILITY ANALYSIS 
Regarding stability of the discrete time non-
linear system (19)- (20) one may no\~ consider t"o 
approaches: (1) Determine stability-in-the-large*, 
and (2) determine stability of the equilibrium 
solution. 
* Given ~ initi~l state i(t
o
) , ShON chile it \~il1 
converge to the equilibrium solution. 
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The task of analytically determining s tability-
in-the-large appears to be a difficult one. Initial 
atteilipts of 'relating stahility-in-the-large to the 
contraction mapping/fixed point theorem [7) approach 
to solving Equations (19) and (20) have failed. So 
have attempts of using the second method of Liapunov 
[3,8]. But hope for success at some future time has 
not been entirely dispelled so that further research 
in this area appears to be it1dicnted. Establishing 
stability-in-the-large is basically equivalent to 
solving the converter start-up problem. This can, 
hm~ever, be studied using a digital simulation based 
on Equations ~l9) and (20), since usually a fixed 
start-up procedure is follo\~ed, i,a., convergence to 
the equilibrium solution from only a \,ell defined 
set of initial states need be considered and not 
from any state in the entire state space. 
Of more importance at the moment is to establish 
stahility of the equilihrium solution, which \,ill be 
acC'omplished by linearization. The linearized system 
can also be used to study small signal audio suscep-
tibility and t:ransient behavior of the converter. 
It should he kept in mind, however, that the results 
thus obtained will not be valid for arbitrarily 
large displacements of the system from its equilib-
rium, and that when certain system parameters are 
varied such that instability of the equilibrium is 
approached, the region to which the linearized sys-
tem applies may become small. 
The Linearized System 
The nonlinear, discrete time system described 
by Equations (19) and (20) Hill nO\~ be linearized 
-* about its steady state equilibrium solution x , and 
*- . 
the nominal DC supply voltage Ei • Denoting 
and 
it:; follows that 
where it is important to note that T~f£ is a func-
t~n of x~ via the threshold condition (20), i.e., 
l;(x(tk),T
off ) '" O. 
In the previous developments it had heen tacitly 
-I< 
assumed that Ei '" lii >= constant for all time. This 
is not necessarily so and the nonlinear discrete time 
system (19)-(20) is also an exact description of the 
converter if lii is time-varying, provided lii remains 
constant over any Ton period. '1'0 assume a time-
-I< 
varying Ei composed of the nominal DC value lii plus 
a small superimposed AC component oEi , is a useful 
conc~pt I-Ihen investigating audio susceptibility of 
the converter and is the main reason why it is in-
cluned here in the derivation of the linearized 
system. 
Denoting the first curly bracketed term in (34) 
by 'i', a constant 3 x 3 matrix, and the second curly 
bracketed term by r, a constant 3-dimensional column 
vector, Equation (34) can now be written as 
and it represents the sought linearized system. Thp 
matrix .,' and the column vector 1 remain Co be eV(1I-
us ted, hOl~ever. 
By definition, 
; J J (36) 
o J 
-:~ 
X 
To evaluate the partial derivatives of the square 
brac\,etcd term analytically turns out to be possible 
but a very tedious task and it is much easier eval-
uated numerically by using difference quotients. 
Denote the continuous function f (x) 1:)' 
-- It - k-f(x) • ~(Toff) X(tk) + DeToff ) no (37) 
and for sufficiently small LXi' i >= 1,2,3, one has 
that 
* "I~ fl (x3+~x3)-fl (xJ ) 
:,x3 
* * f3(xl+~xl)-£3(xl) * 1: f3(X3+!X3)-f3(x3) 
iXl t.xJ 
(38) 
In order to evaluate (38) one must first determine 
by ho\~ mllch Toff ehangcs due to n change AXj , 
j = 1,2,J, and thcn use the ne\~ Toff to compute the 
fi(xJ+.\xj ), i,j '" 1,2,3. The threshold condition 
(39) 
is used to determine the change in Toff due to a 
change ill X. Iterative lineari;.:ation (Nel~ton I s 
method) is used to determine the nel. Toff that sat-
isfi~s " = 0 after x has been perturbed by ,:,x., 
J 
j = 1,2,3. The only problem t~ith numeric..tl differ-
entiation is to select the appropriate increments 
llX j . At the present the increments art.' taken as 
1% of the value of the indepen.\cl\t vatiubltJ, i.e., 
(40) 
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Some experimentation with the ilH7,rCllumt s;lze is ad-
vi~.Ible, since the accurAcy of the partisl deriva-
tives depends 01\ it. For !nstnnc.o, if tha function 
varies 1;apidly, n vory smnll increment is clearly 
requi1:ed. On the othel: hllnd I if tha increment is 
chosen needlessly too small, thell the accm:acy de-
srlldcs because of tnlmericnl problems, since in tha 
limit ~l difference quotient assumes numeric lilly tht:>. 
value 0/0. studies on the il1CrCIl\cnt size and its 
effect on the results have also 11hysically s;l,snifi-
cant impliclltions. If the linearized system shol,s 
hiSh sensitivit~· to increment size, then this points 
out that the ll\lI\linell'l:' systelll changes its behavior 
rather rspidly llS it l\lOVeS nil'll)' from its equilibl."iulli 
point, and the r!lsults obtained ,tOl' the lincurbed 
system nre only valid for very slllUll purt\ll'\lI\tions 
IIbout the equililn'i'llll. A campucutii:ll1ully slightl)' 
more COlllplex, but perl\ulls nlsCl mOL"l:) net'm~a te Ivay of 
compu tins .:\ derivative 11Ul\\orieally is to \\so the 
following approxil1t::1 cion, 
* '* f(x +nX)-t(x -nx) 
2..ix 
which cun 0150 dctect discontinuities. 
Tho:} x 1 matrix r C!ln be eval\lIlted U1mlyti-
cally, and b~' il1l;1peetion of ~34) it follOlvs thn t: 
(42) 
Stllbility of the Linenri:.:ed Svstum 
To assess stability of the stelldy state solution 
one now exo\llines the. stnbility of the linellri~wd sys-
tem (35), res tilted hore for co\wenience:. 
- -
* ~x(tld'J) .. q' ox(tk ) + r '\Ei (tk+'l'oU) (113) 
'1'his sys tern is s tuble if and 0111y if all the ei!1ell-
values "1 of \' ure nbsc·lutely less thUtl ul\:lcy, thllt 
"Ls, 
The eigenvl.Ilul:)s of q! nre C!valuated llY II digital COtll-
plltC!r lind changes in the eigenvalues Wi u f\lnction 
of systelll pllruUleters can be plottcd in the complex 
p1n1\0. The locutions of the uigenvulues, ,.hich ara 
the l'Oots of. tho sysc.en\, do not only indicat!;! stll-
bility, but. 111so govern the trnll!li('l1t beh~lvior of 
:hc converter lifter Il disturbance has dJ.s111(lCed it 
front ies eqll;!.librium. 'rhe. oxi!:1ting relationshi\1s h<"l-
tween root lOCAtions inside tho unit cil:cle and cor-
respC'nding system rosponse time'" oud dnm11ing nre well 
known rilslIlts from zMtrllnsf,)'('\\\ .«(",~l;:,,;.tf> or HlIour 
iliacrete time. systelllS [9,10). 
Stllbiliry Results 
A digitul compuc.et· progrllm has beel'\ ~d,t:ten that: 
-4: 
computes the cqld,librium 901lltion x , evaluates tho 
l\Iutrix ~', und computes the eiSllllvulues Ai t i - 1,::1,3. 
For nominal. converter pursmo.ters as listed in "',!bl,~ 
1 one expects to obtain three r<"lal and posit:t\"t 
eigelwulues less than unity, since it is knolffi froll\ 
actual convertor breadboard cests that this S)'stent 
is stllble and that aftet' a disturbance. the resulting 
transient decllys in a nO\1oscillatory manner. This 
'~as the case as cun be ascertainecl from the computer 
results shmm in T{ll11e 2. Note thnt one root (eigen-
value) is fo'l.' ull practicnl purposes equal to zero. 
This is because tho increulentnl :j.lltegrator out.put 
voltage \~e can be 51101>'\1 to bo a linear combil\stion 
c 
of the incremental inductor eurl."ent (\i and the in-
c1;onlelllal output v()l~ugl' OeOI pltov;l,ded the inductor 
series r<'sis tn\\CC Ro equnls I:e'l:'o. \"hid\ is nlmos t 
the case hulte. The ::Ol'O eiscnvulu~ should, there-
fore. \'t\llse no COI\¢ern~ it tlOCS not uff('ct sta-
bility, buing clearly loss th!ll\ \l\)ity, and rE!sults 
will focus here 11lainly an the tlJO ot:hel.", nonzel'a 
eigu\\valuos. 
Tllble 1. Nominal Cil:cuit Puramotet' \fulues 
~)""bol l'uramctilt U"lts 
Valul' 
tl Supply von.g~ 
VQlcN 30 
~ R.r.rence (O •• lr.d Q"tput) VoltRs. \lb
lt.R 20 
~ l"tosrator Thrc.hold vo
lts 8 
It 
0 
Inductor Sttrlil. }tu.lliNt"'UCt1 on ... 
Q,()U 
1\1 l'ore of UUtl"lt VoltRi" !livid". 
"h ... 28,71t 
R2 !'art or OUt\lUt Volt/.s" Oi\'l,dor 
"h.,. 13.51> 
R3 01'-a .. 1' llC In\lI1t Rushcor 
ohln..'l lOIt 
114 t1\.-.mp AC l"l",e R .. iotpr 
Qhnuc lOOIt 
RS Snriild-ilquivftlcmt "RtHtl.t
l\nc,c. Q~ CO 0111 ... 0,Q1'I 
~ 1;.olld 
olu11il 10. 
Co OUlllUt. "Oil tor CA\UlCir.Ot< 
\,y 300 
C1 
Op-nltl;p F~e.dbACk ~~\l'uu:ltb~ \.\' 22UO 
C2 l..~lld COallU\1HU\.tlo\\ t
lll'ac"itot' I,F O.O:!:! 
I.Q Output I'Utu
 In,luctbt'/Tuno[or.",,, 1'\\ 250 
n tu".formnr TurllD Ratn 1\11111 --
0,65 
To" 
\.")n.-1'lma IIU ~O 
I'Qf[-mill Hlninmm OH-timil 
uS 5 
Tabl C' 2. Computer Stnbilit}' Results 
1::1. J.OOOOf,+OI (V"ltn~ 
TaN- 1!.lltlUOl:-<,l5 Ton. y. y,~ \f;-U" n'~ ", ~"'>~l.-.l' "h'f'. 
x- ~.OOJ:\~+J.l ~.J9t\4E.H:h) ~1\i~)l~t.."Q\J JC ~ .... ~ \v\\lt~l i\~lrS, ,,,"\It.,..r 
l.-- \ ,,9~1:..l~~~Ol '.6Q.U':ltk-4t;!\ U.C,",lt.:')\£";,I~l" A." 
\.t i;..09tP .. n .. "'\)~ 1 l.9i,'l':"t,.O \ "'l .. l"it'.~l.t'(hl:" *~ "" t~ .. tta\-. ... ~ ,~."'t:- t-i·flrl"·' 
t'~l· 
'.11011-0\ •• 'tia'e-O~ ,.J~I~~-Q~ 
-1'~'\Jt-QI 1,916ijE-QI S.~I~fi~·Il\ 
-:).ll~el!!:-Ou -h.;I!!11t:-O\ -4.0Q~1I:-01 
LANBO;>\* 
04fll"t6f;-tH 
j 
,I 
~' 
Ii 
I 
I 
I 
I 
i 
fi 
, 
., 
,[ 
I 
,! 
t ~ 
i 
!. 
I 
, 
Thu deVelQped computQl" progruUl is llo\~ ~1$Qd co 
compute thc l"Uots of th~ lhwuritthl systell\ I1S n func-
tion Q( importunt systcm par.It\let~rs, thureby yieldins 
valuable desisn informl1tion on system stability und 
trnnsient bC'hltvior. Criti~ul parUIlIuters are t1\() AC 
10(1) snin Qlllbodied in R4 0\" I\.'!: l the DC l(lop sain QI1\-
l,odied in RJ , and the l{'nd c:'I'ncit':H' t~2' The lUotion 
t'f the roots enn be plotted in the COinl'l.\~~ plUIlQ, 
and as lon!~ as th~'y rellllli,l) ins:l,de the unit t:ircle, 
the system is st:abh'. The systel\l is at tlw v<~\'SQ of 
ins tnbili ty for thuse p.n"llmeter vi\lu(lS flU' \~hlch tlle 
1'00t5 ure just: crc'ssinS the \mit eit'clu, und it is 
unstnble l~hQn thu roots ar() ()lltsido the lillie ci'l:~le. 
Fisut'es J cl1l'ouSh 5 shol< some of thu root locus 
plots that wuN obcuinud. Fig\l~'e 4, for U;-(nlnple, 
p'l:ed:l ets that 1"ithcI\lt the AG It)QP, the ct)\wertCt' Idll 
become lmstnble l1S C" is decreased belO\~ 600 pF. It 
also ShOll'S that ,dthout the AG 1001' I\() complex Noea 
are t.lbcni\\ed \,'hich c.ullsi!lerahly restricts the ability 
to shape ruspOi\se time an,t dumping of tlw COnverter 
tnmsii;\nts. 'fhis ciollrl\' dCl1Iol\scru.tes chnt t;he muil) 
nuvunt<lse of tlw At:. loop' is to i'rovide an mlditionui 
dugt't!(' of design froedolll for ;,h!j\lsclns eho n',msiene 
behavior of the converter inucpend(mt of the output 
filter parumeters. Note clint the pnlsent ~"oot locus 
plots are not eXt\ctly eqlliv'.I1cll\; to cho<te lIsuully en-
countered in C'.ontI.'Ql SYSCl'\:lS U~Si~'ll, s.lnc(l hCl'e no 
"l:.t'l:OS" ~xlilt hecuuse the system has not: heen chur~ 
acturized by a tr<msfer function. from the results 
of the stubility analysis the lollo\dnf\ l~\.1IH;1,lls:l.ons 
could \)c ut'tlI.'l\: 
• Tho c.1T'acitor C~ pl'l.wides. lend 11)£orl11[\l::ion 
and is ~ritical for stability. 
• The At~ 100p also acts ilS a stubilidl\!i luud, 
but is lNlS crith:1l1 in the present:e of Cz 
• 
• 
COl\lpe,\llsntian. Its udvunt.lge is that it. can 
udj\lst the trnns:l.cnt l"eSl'onse independt.'.l1t 
of the ouLput £ilCl~r pm'~llI1et\n's \)-G
o 
and 
th~ lOlltl ~. 
HUh C2 - 0, clw systNl1 em' he stnbili.::ed by 
the t\C loop alono, but it I~ill he oscilla-
tory and only munrinnlly >;l:llbh'. 
\~ithollt tlll' AG loo!,. the system can be sCU-
hi1:bed b~' C'l 1\10111.' ve,-l'~' \~Qll. The AC loop 
l,lllYS therQr.lIre a h'ss l.ll1l.'tn't1\nt roll' in 
stnbili::inl1 the sys LcU\, 
• The present opernting pl1int ur the convet~t('r 
'Is good, 1mt :l.t .. tnms:i,cnt responso cun be 
impnwed (spel'dud tip) hy h'\"~'dl\g C" h'ol\\ 
... 
t:;! .. 22, 000. pl~ to G~ .. 5, 000 pF. As cun be 
SQl'n in Figure 3, this eren.tl~s u. paik' l1f 
('OUlple~ roots ,~ith " tL i07 damping rntiQ 
und It highet' uu!:ut',\l froql)ency ;)S be,foN. 
• Neill' insc<\bllity the system is Q;-(trelllull' 
sensit.i.vtl tu the Sl'l'1('$ C'quivulent: l'C'sls-
tnnt~e RS C\f t:he cnpncil:ot' Co' 
,\ 
\-1'1..I.W 
Fisure 3. Root Loci £01' Linenri~1ld S~'stem: Effect 
o[ l.E'aJ Copacitot C2 lI'ith Non\innl .\C Loop 
\,~ .. \, \';0.-='::. t .. "q j,".'. t';!"ll 
.r_·~ .. __ .. __ ~ __ ~~ .. __ .~ .. ~~ __~.I ______ ~~~~~P 
.. \"\.,~ ,~~~ ,'_to 
>o-\\',~ 
.. ]\' .... 
-N.\Nf. 
:: .. / 
Figurll (I. Root Loci for Lilw.n-i::ell $yst1lm; Effl'ct 
of l.end Cnpncitor c~ I~i th AC £",101' \)pCI\ 
-h'"~ / 
.,r 
Figure 5. Root Loci af l.inearizoJ Sy>;tolll; Pf[uct 
of AC [\\\'1' h~\('11 l'"l ., SOOO 1'1' 
'1'11(' unnlytically rn:e.<\icted rt'sults on stabll.tty 
and tl"ansiant bclHWhlt' \~('rt,' then compo.t'c~l \.-1 til 1.1l1-
01"U\:Ol'V 1.·csults obtained from an actual br(llldbQ.il'd 
lUodQl ~)f the C'.()\Wot'tct' and sool! agnlclIIcnt was oh-
sel:vcll. R(lducing tl11.\ cuptldtui:' C2 (\'0111 22,0.00 1)F 
to 5000 J1F' l'~S111ted, ,\~pl·Ql!i<"red. in il fas tor 
1 1 
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transient response exhibit
ing an oscillatory over-
shoot of 5% that is charact
eristic for a damping 
ratio of !;d - 0.707. \fuen
 C2 was re
duced further to 
C2 • 0, 
the system remained stable
, but its transient 
response became now quite 
oscillatory with very 
little damping, just as expected i
n accordance with 
the corresponding root loc
ations at C2 ~ 0 as 
shown 
in Figure 3. When C2 was
 reduced from 22,000 pF 
toward zero with the AC lo
op open, the behavior of 
the converte~ could be dir
ectly correlated with the 
corresponding root locatio
ns in Figure 4. The only 
observed discrepancy was t
hat the brp..adboard model 
became unstable for values
 of C2 ~ 100
0 pF while 
the analysis predicted ins
tability to occur only 
at C2 ~ 60
0 pF, a relatively minor i
nconsistency. 
Near instability the regio
n about the steady state t
o 
which the linearized syste
m applies may be quite 
small and any otherwise in
significant disturbance ma
y 
cause the system to leave 
this region and become un-
stable. Variations in the
 AC loop gain when C2 was 
held constant at 5000 pF r
esulted in a converter be-
havior that also correlate
d well with the correspond
-
ing root locations in Figu
re 5. 
IV. AUDIO SUSCEPTIBILITY 
It is of interest to exam
ine how sinusoidal 
oscillations of the supply
 voltage Ei about its 
nominal DC value affect th
e regulated output voltage
 
eo in the steady state. T
he z-transform method can 
be applied to derive a fre
quency domain transfe~ 
function since in the stea
dy s tate the cycle period
 
* * 
. 
T = T + T ff is consta
nt. Furthermore, the amp
li-
p on 0 
tude of the supply voltage
 oscillations is constrain
ed 
to be small and therefore 
the linearized system mod
el 
of Equation (43) applies. Taking 
the z-t~ansfo~m of 
the vector difference equ
ation (43) and noting that 
by definition eo xl' one
 obtains 
* 
1 reSToff 
oEo(z) = H{zI-~)- oEi(z)
 (45) 
where 
H = [l,O,Oj (4
6) 
* jwT 
After setting z = e P, 
the f~equenGy dDmain trano-
fer function G = oE%Ei i
s given by 
* o <: wT ..: 11 p 
(47) 
which by virtue of the sa
mpling theorem applies up
 
to one-half the sampling 
frequency, i.e., up to 
* wT' - 11. For the p~esent
 conve~ter this means up 
to 
P 
16.6 KHz which comprises th
e entire frequency band of
 
interest. Note that the 
purely multiplicative fac
tor 
* jwT
off 
e contr:l.butes only 
to the phase information 
of 
G(jw) and can be igno~ed fo~ amp
litude computations. 
This is also clear from p
hysical reasoning since th
e 
term merely reflects the t
ime shift of the sinusoida
l. 
input oEi(t) by Toff relative to
 the discrete rpfur-
ence times t k, see
 Figure 2. 
The transfer function G(jw) of (4
7) can be 
easily evaluated at any de
sired w by a digital com-
puter. The resul.ts are sh
own in Figure 6 in compari-
son with laboratory test d
ata obtained from a bread-
board model of the conver
ter and agreement is quite
 
good. Between 50 liz and 1
.2 KHz the measured audio 
susceptibility differs fro
m the computed values by 
only 1-2 db out of a total
 attenuation of about 
-42 db, while at higher freq
uencies a maximum devia-
tion of up to 3.4 db can be 
observed, amounting to 
a maximum error of 8%. As ca
n be seen, the computed 
frequency response predict
s l.ess attenuation than 
actually measured. This i
s most likely caused by 
the fact that the mathema
tical system model cannot 
be a perfect description o
f the actual physiral sys
-
tem which apparently is sl
ightly more lossy than pr
e-
dicted. The mathematical 
description modelled the 
power transistor and the d
iode as ideal switches, 
\~hile in reality some loss
es are incurred in these 
devices; also, due to tran
sistor storage time, the 
switch is not pe~fect. It 
should also be remember~d 
that at higher frequencies
 the assumption that Ei i
s 
constant over' the fixed ti
me period Ton 20 ~"sec 
becomes a poorer approxim
ation; this is however ex-
pected to contribute only 
a minor error since the 
effect tends to average ou
t. 
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Figure 6. Audio Suscepti
bility of Converter 
The measured frequency res
ponse data was ob-
tained by fp.pding the rGgu
l,,'Lul: uutput voltage :into
 
an harmonic wave analyzer
. This can also contribu
te 
to the discrepancy observe
d. For it will lead to 
slightly different results
 than obtained from com-
puting the amplitude of th
e envelope of eo' \.hen-
ever the upper and lower e
nvelopes of eo are not ex
-
actly in-phase, as was obs
erved here over several 
frequency ranges. 
v. TRANSIENTS CAUSED BY SU
PPLY VOLTAGE STEP Clli\NGES 
Of great interest is the 
transient behavior of 
the converter after a step
 change in the supply vol
t-
age Ei • The
 linearized system remains
 valid for 
transient analysis, since
 the conve~ter continues 
j 
JI 
r 
~ 
I: 
It 
! ( 
r; 
Ij 
I'.' " . 
. m; 
II 
to operate about its steady stute equilibrium. The 
transient l"esulting from a step change of Ei from, 
say 30 to 40 volts, should be looked at as a trans-
ient of the Ei • 40 volt system I"hen displaced from 
its equilibrium. The closed loop root: locations in 
the complex plane govern the decay of the transient 
with respect to damping and rapidity of response 
[~]. but the peak o\'ershool: observed aftar supply 
voltage switching depends on the l1initial state", 
IJhich is thil state of the converter whiln the supply 
voltage step change first becomes effective. For 
the present converter nOtil that the peak of the first 
cycle after sl.'itching Ei is completely independent 
of the controller (dashed box of Figure 1) and only 
depends on the output filter and load. This first 
peak can be readily computed by judiciously applying 
Equation (l9) as follows. Using the old equilibrium 
-'* -* 
x , first compute the corresponding state Z at 
* t k_ l + TofE (see Figure 2)~ 
Assumil1g that the supply voltage sl.'itch and corres-
ponding change in T occurred 'at some time t be-
an * 
tween t k_l and t k_l + Toff ' it follows that the peak 
of the first cycle at tk is given by 
This first peal!; ~, after slJitching nOl,- forms the 
initial state for the new system and the convergence 
"-1) from xk to the new steady stute equ:\.lill1"im:: it; 
governed by the l1ncadzed system (35), 1~ith the 
linii'at'ization having been performed llbout the new 
equilibrium, of course. Thus, defining the incre-
mental initial state by 
-* 
- x 
new 
(50) 
the time history of the transient is defined by the 
discrete time response of the linear system 
(51) 
start.ing with the initial state oi(t ) given in (50) • 
a 
Investigating the vehavior of the transient is 
now done best by propagating Equation (51) over a 
few cycles until the actual peak response has been 
observed. F.rom then on the decay of the transient 
is sQlely determined by tllt! roots. Propagution of 
(51) is done best by a digital computer, although 
the low order of the present system makes it: pl1ssible 
to perform the required cOlllputations IdLh a pocket 
size electronic calculator. Obtained results were 
compared with Inboratory data ft'om 11 bl'endboul:d 
model, and good I1greemont was observed. 
VI. CONCLUSIONS 
A time domain upproach based on state spuce 
techniques has been applied to Ulodell1nB and anal-
ysis of an integrlll pulse frequency modulated DC to 
DC powet' converter. An equi\'alent, nonlinear dis-
crete time systen\ \~as derived that describes the 
converter without approximations. This system was 
linel1rized about its equilibl"ium solu.tion, I~hith is 
the steady state of the converter, and from the. ob-
taine>d lineal' dillct-:tc lime S;YciLcll1, COI\Vt!rter sta-
bility, transient response and audio susceptibility 
could readily be established. A ke)' feature of this 
approach is that it makes extensive use of a digital 
cor.lputer as an annlysis tool, thereby facilitating 
a certllin degree of Ilutomation in pOl"er COnverter 
modelling and analysis. The analyticall)' predicted 
results were t:onpBred Idth labo1"1\cory te~t data ,ob-
tained from an actual breadbo!ll:d model of the con-
verter and very good agreement \~I1S observed. 
The upprQI1ch to C01werter n\odelling and 'lI1aly-
sis pl'csented here. has I,-ith very good results also 
been applied to a 1.'1I1sC' :"idth modulated buckreBu-
lator (the converter of Figure 1 vith a d:l.fferent 
dutycycle control mode), Furthermore, the concept 
of system modelling by a state transition matr:i.lt 
was used in digital simulation of c.onverters, re-
sulting in significantly faster program execution 
times. CUl:rently the. approach is being successfully 
applied to other pOI~er converter configurations, 
such as boost and buck boost for instance, and to 
COnverters operating I~ith a discontinuous inductor 
current. The results of this rC'search will be pre-
sented in s futu!;"c puper. 
The analysis upproach developed in this paper 
cun be genel"slited and applied to n large variety 
of converters and it should prove to be ,) very 
valuable tool in pOI~er converte,' modellin!,\ and anal-
ysis itl the future. 
APPENDIX A 
Entries of Natrices F and G 
In e~"panded form Equation (10) can be written 
as 
f" , l:J (A-I) 
where 
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e(-a+j~)T • y + y (-a+j~) + y (_a+j~)2 
012 
(-a-j~)T 2 
e • Yo + Yl(-a-j~) + Y2(-a-j~) 
(A-2) 1 OJ Yo 
f • _ L 
21 L 
o 
R 
o 
f22 • - L 
o 
APPENDIX B 
Analytic Determination of the State Transition 
Matrix 4> (T) 
(A-3) 
The Cayley-Hamilton theorem [5] is applied to 
determine 4>(T) • eFT; this technique is also known 
as the method of interpolation [6]. Thus, st~~e r 
is a 3 x 3 matrix, 
(B-1) 
where the Yi are scalar functions of T which must be 
determined. To do this the eigenvalues ~ of Fare 
needed', which are· the roota of det(F-U) • O. Hence. 
yields 
f 11+£22 £/ 2 
>'1,2 • 2 ± j ,f11f22-f12f21-(f11+£22) /4, 
>'3 • 0 
(B-2) 
which is rewritten as 
(B-3) 
Substituting >"s for F in (B-1) yields 
Solving these equations for the y's yields 
Y .. 1 
o 
(B-5) 
(B-6) 
and 
Y2 .. a2~~2 {l - e-aT [* sinfT + COS~TJ} (1l-7) 
Thu~, (B-1) represents a closed form expression of 
4>(T) • 
Determination of the Matrix D(T) 
The only nontrivial computation required is the 
evaluation of the matrix integral, see Equation (14). 
Froln (B-1) 'it follows that 
f T F fT 2/ e-s ds • TI + F yl(-s)ds + F Y2(-s)ds 
000 
eli-8) 
By direct evaluation 
Then, 
(1) 
[eaT(acOs~T+~sin~T)-aJ 
(B-9) 
(B-11) 
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APPENDIX B 
GENERALIZED Co.PUYER·AI!lED DISCRETE TIME OCJtAIN I10DELIrIG AltO ANALYSIS OF DC-DC CONVERTERS 
F. C. LH, A.'. heens,Y. Yu TRW Defense Iftd Space Systems Redondo huh, C,1ifornfa , ... 
J. E. Trin.r NASA Lewis R .... rch C.nter Clev.llftcl, Ohio 
SUfof4ARY 
A g.~rllized discrete ti~ dOMAin modeling Ind ,",lysis t.chnique Is pres.nted for ·111 types of switch-f"l regulators using any type of duty-cycle controller, and operltift9 in both continuous and discontinuous in-~tor curr."t. Stlte space tec"nfques Il'e etIIployed to derive In equivilent nonlinelr discrete time model that 4.lCrfbes the converter eXlctly. The system Is linelr-bed lbout its equilibrium Stlt. to obuin a linelr discrete time model for small slgnll performance eVllul-ttons, such IS stlbility. audiosusc.ptfbility Ind trln-sfent respons.. The lnalysis makes extensive use of ttIt dfgitll cOlllpllter as an analytical tool. It is u"iversll. eXlct tnd elSY to use. 
I. INTRODUCTION 
Switched dc-dc converters can be characterized, tn Figure I, by the three basic functional blocks: power stlge, analog Signal processor, and digital Ifgnll proc.ssor or duty cycle controller. The power stage, IS illustrated in Figure I by the three blsic conffgurlti ons·:· buck. boost. Ind buck/boo$t, can oper-It •• ither inl continuous inductor current mod. or in I dilcontinuous inductor current NOde. The Inllog signal processor usually cont~ins an error ~i~lifier, a com-""Sltion network and a singlt-feedb;a~k-control loop or II.Iltipl.-ftedback-control loops [1]. The digitll' sig-nil processor includes a ramp generator, a threshold' 1.Yll, Ind a timing circuit in order to achieve one of the follOWing Melns of duty cycle control of the power swftch, nlmlly, I fixed ON-tiMe variable OFF-time con-tro.l, I fhed OFF-time variable ON-time contr()l, I fix.d frequency control or I hysteresis control, etc. 'irtillly due to the nonlinelr discrete nature of such Iyst .. Ind partially due to the rlpidly-evolving new circuit ttchnology, modeling and InalYsis of power pro-ctl,in9 syst~ has been constantly llgging behind the circuft development. To date analyses presented (2-7) hlvt suffered from at least one of the following constraints: 
• lillft.d to certlin types of power stage operatfng .astly in the continuous inductor-current MOde 
• Ifllitad to certain types of duty-cycle controlle" 
• good accuracy limited to low modulation frequencfes i t;OIIIItlexfty of mathetllltical derivatiOns which often I.lIIPedes practi cil useful ness 
• 1111ited to conventional single-loop systems, since tht ~ltiple-loop systeN hiS a rather unique wlY of pulse modulation impl~ntltlon and thtrefore Inllysis 
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Fig. 1. Switched dc-dc converter with three basic power stage configurations. 
to obtain a linear discrete time MOdel for SMall signal performance evaluations, such as stlbility, audiosuscep-tibilityand trlnli.nt rtspOns~. In the Ipprolch[S], the closed-loop converter Is modelP.d IS a single entity rlther than the three 'foredescribed individual func-tional blocks. The lnalysis, mostly performed numer-iCllly with low cQIIPuter cost. is relatively easy to use Deeluse t~ cQIIP1.x ~t~tical inteqrltions are perfonled by the cO!iPUter. Such an IpprOlch is generllized Ind extended her.in to include 111 types of power StlgtS, 111 types of duty-cycle controllers with singal or IlUltiple feedback loops, and both con-tinuous Ind discontinuous inductor current operations. 
A step-by-step procedure in pertol"'llling this dis-crete ti .. ~in Inllysis is presented in I simple b~t generll fol"'lll IppliClble to a wide-vlriety of power stages Ind duty cycle control methods. Followed by this generllized Inllysis, two specific examples are presented to dellOnstrlte the application of such an ana-lysis sch.... The first ,xlmple is I t-.,·loop con-trolled boost conv.rter operlting in a discontin-uous inductor current mode Ind using I cons tint fre-quency duty-cyclt cOfttroll.r. The second .xa,..,le is a co~stant-frequeftC)' buck converter O9Irating in both a continuous cur .... t IIOdt It heaVY loads Ind. discontin-uous current IIOdt at 1f~t loads. A cOllPosite c~uter prograll is de¥tloped such that the transition between the continuous current oPtrlti~ .nd the discontinuous current o~rltion cln be readily studi.d by varying the line or load condition. 
II. GENERALIZED DISCRETE TIME DOHAIN ANALYSIS 
Presented here is a step-by-step procedure in per-fOMiing the discrete ti~ ~in Inalysis. This dis-
Recent1y, I time domlin modeling and analysis of crete time daaain analysis not only provides the steady 
I .constent ON-time cpntrolled buck converter operating state solution but also, through eigenvalue analysis, 
wi,th I continuous inductor current has bee.n presented provides closed-loop stability results Ind transient 
[8]. An equival.nt nonlinear discrete time MOdel was response .. A .. thad of ti .. -da.tin to frequency-domain 
derivtd that describes the converter behavior exactly. transfonnatiOft is introducedsilth that I closed-loop 
The S1St .. was linearized lbout its equilibriUM stlte input-to-output transfer function of the converter is • this work .. s perfOl"lWtd under RASA Contract NAs3-f9690, 'MOd.nng ana AnalyslS of Power 'process'ng Systems,' by TRW Defense Ind Space SystBis for NASA Lewis Research Center. 
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obtained. The input-output transfer function is em-
ployed to analyze the propagation of a small signal 
disturbance from the converter input to its regulated 
output. normally known as the audfosusceptibility of 
the converter. 
~: State Space System Representation 
The state variables of the system x, a nxl column 
vector, normally are selected as voltages across 
the capacitors and currents through the inductors. 
However, for the convenience of each individuaJ prob-
lem, state variables can be chosen differently. System 
equations are written to characterize exactly the con-
verter for the continuous current operation and the 
discontinuous current operation. The following defini-
tions are used to simplify frequent references in this 
paper. 
Mode 1 Operation: 
Mode 2 Operation: 
The current through the indUC-
tor is always greater than 
zero as shown in Fig. 2(a). 
The period of each switching 
cycle can be clearly divided 
into two time intervals, TON 
and TF1 . During TON' the 
power transistor is "ON" and 
the diode is "OFF", and during 
TF1 , the power transistor is 
"OFF" and the diode is "ON". 
The-current through the induc-
tor reduces to zero and resides 
at zero for a TF2 time inter-
val as shown in Fig. 2(b). 
In this TF2 time interval, 
both the transistor and the' 
diode are "OFF". The time 
intervals TON and TFl defined 
in the Mode 1 operation also 
are valid in the Mode 2 ODera-
tion. . 
The system representation for the Mode 1 operation 
is: 
~ '" Fl ~ + Gl!! during TON (1) 
x=F2~+G2.!! duringTFl (2) 
The column vecter u is a (mxl) ~nput vector, containing 
the input voltage r i , the reference ER, the saturation voltage drop across the power transistor EQ, and the forward voltage drop across the diode ED, etc. The 
nxn matrices Fl and F2 and the nxm matrices Gl and G2 
are constant matrices represented by the various 
circuit parameters. 
In Mode 2 operation, in addition to (1) and 
(2). equation (3) is added to complete the system 
representation. 
,&= F3 ~ + r,3 ~ ... during TF2 (3) 
The dimensions of F3 and G3 are the same as those of 
Fl and Gl, respectively. 
The converters,which are basically nonlinear 
switching circuits. are accurately described by the 
differential equations represented by (1) to (3). 
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Fig. 2(a) Continuous inductor current operation, 
(b) Discdntinuous inductor current operation. 
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The solution of the linear differential equations 
can be expressed by the following state transit-
ion equa ti ons. 
.!( t+T) : ti(T).!(t) + Oi(T) ~ (4) 
where FiT i = 1, 2, 3 
. ti (T) = e 
Oi(T) = liT [f T e -Fi Sds] 0 Gi i=1,2,3 
ti(T) and Di(T) for any given T can be ~omputed elther 
analytically or numerically. If they are computed 
numerically, the following Taylor series expansion 
is used. (FiT)2 (FiT)3 
liT," I + FiT + --'2""'/-+ --'3""''''--+ .... i=1,2,3 
Step 2: Nonlinear Discrf!te State Transition 
~epresenta t ion 
The state trajectory during one cycle of Dropa-
gation is illustrated as Fig. 3. The discrete state 
transition equation for the converter in a complete 
switching cycle can be obtained by combining the two/ 
three state transition equations expres·sed by (4), 
each corresponding to a specific switching time inter-
val TO~' TF~ !and/or TF~. The nonlinear discrete state 
transition representation for the converter is 
expressed by (5) . 
(5) 
where it\( and tk+l corresponding to the time instances 
at the beginning of the kth cycle and the/k+l)th cycle 
respectively. Equation (5) is nonlinear becausekthe 
matrix ~ is a function of the time intervals TON' 
TFl k and TF;/ which are all functions of the system 
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state !(tk) by virtue of the threshold conditions 
shown in the follC1l~ing: 
'lode 1 Operation: 
~ ~ ~2(TF~) ~l (To~) (6) 
V 1 .2(TFr) Dl(TO~) + D2(TF~) (7) 
where TQ~ and TF~ represllnting the TON and TFl intervals 
during the k~ cycle. The time intervals To~ and TF~ 
can be determi ned tt1l'ough the fo 11 owl ng two threshold 
cond it ions: 
Threshold Condition 1: A threshold condition deter-
'miries-f.he duty cycle ratio of the power switch which 
is normally implemented by comparing the analog er'ror 
signa 1 \~i th a fi xed thl"O!sho 1 d level to determi ne the 
duty cycle pulse width, 
~, (!~tk)' Tn~' TF~1 ~ a (8) 
Threshold Condition 2: A condition which specifies 
whether thll convllrtllr is operating at a constant frll-
quency. 01' a cons tant ON time. or a cons tant OFF time. 
or a constant voltage-second. or hysteresis control. etc. 
~2(~(tk)' To~' TF~)· 0 (9) 
Mode 2 Ope~: 
~ A ~3 (TF~) .2(TF~)~1(TO~) 
Vfi:. .3(T F~) .2<TF~) Dr(,.O~) 
+ .3(TF~) 02(TF~) + D3(TF~) 
{n order to detennine the three time inter'vals 
(10) 
(11) 
TO~' TF~ and TF~' a third condition. in addition to (8) 
and (9). should be included to detect the time instant 
When thll inductor current is reduced to zer'o. 
Thresho 1 d Cond I t~ on 3: 
k k k !;3(e,.(tk). TON' TF1 • TF2 ) .. a (12) 
Of course. in Hode 2 operation, the time interval 
TF~ should be a parameter In a function corresponding 
to (8) and (9), 
Equations (5-12). are the exact representation of the 
nonll near switch! ng nature of the convertel'S. 
~: Euuilibrium State 
In order to solve for the equilibrium state of the 
system x* the appt'oXlnlate steady state x* is calCUlated 
first bilsed on the given input and output conditions, 
The approximate solution is employed as an initial guess. 
toward solving the exact steady state through Newton's 
iteration method. In the steady state, equation (5) can 
be written as 
(13) 
The III matl'ix llnd V matrix can be computed for the gi ven 
TON' TF1,and TF2 • For given input-output reqllil'em~nts 
Qf the convet'ter, the approximate time intervals. TON' 
TFl and TF2 can be detennined,[9] These approximate 
steady-state time intervals are substituted into equa-
tion (5) and the threshold condition to compute an 
approximate steady sti1te !*. With ~* as an initial 
guess, the Newton's iteration method is employed to 
solve the steady-state solution. Equations (5) throug, 
(12) (We computed continuously in the iteration process 
unti '" c.ertain specified s tate-matchi ng condi tion is 
s·:'if·ed. The state-matching condition can be defined 
in man V differl>nt. w,ws, f('1' Qyample; 
n 
r: [x; (tk+l ) - Xi (tk))2. ( (14) 1-1 
for' an iu'bi tNrily small pas i.. : numbel' 
~: Lineltrized Dlsct'ete Tilll!-::1main /-lode 1 
The nonl ineal' disaete-time-doOlllin equation (5) 
Is linearized about the equ1librium stat' x*, This 
lineal';zed system is llsed to study the s'1an Signal 
related properties of the COllvel'tel'. 
Equa ti on (5) is rewt'jt ten as 
.c..(tk+l ),. f (.c..(tk), i!,. TON' TF1 , TF2 ) L15) 
For' a constant forcing function i!,. equation (15) is 
linearized about .c.. •. 
o.c.. (tk+ 1) .. ~: I oS! (tk) 
- .c... 
Ii. It' c.c.. (tk) 
(16) 
where f is a (nxn) matrix. The diffel'entiation Uf/d~ 
can be perfot'med analytically, if the problem is simple. 
Otherwi se, it can be computed numeri ca lly by the differ-
ence quotients. 
~: Elge;ryalue Stabil i ty Analysis 
The ei genva 1 ues of the ma tri X q' are eva 1 ua ted by the 
computer: The linearized system (16) is stable if and 
only if all the eigenvalues of , are absolutely less 
than unity. i.e .• 
i " 1, ... ,n (17 ) 
Changes of eigenvalues as a function of system parameters 
can be plotted in the complex Z-plane. The locations of 
the eiqenvalues in the L~plane indicate not only the 
stabil ity but also the transient behaVior of the system. 
i.e .• damping Md rapidity of t'esponse. 
Step 6: Susceptibility to Audio Frequencies In The 
Supply Voltaoe 
In space/militarY aoclications. it is a reouirement to 
specify how II smal'1 sinusoidal disturbance of the de 
supply voltage Ei affects the r'egulated output voltage 
E in the steady state opet'ation. The audiosusceptibi-
l~ty of the convertet· is defined as the closed-loop 
input-to-output transfer fUnction. In the previous 
development of the linearized discrete mode. a constant 
input voltage E. is a5sumed. If E· is time 
varying, but sufficiently slow so that th~ input 
voltage t'emains essentiaTly constant over a switching 
oeriod, the nonl ineal' discl'ete time varying system (15) 
can be 1 i near; zed about the previ ous ly defi ned equi-
1ibrium state !,. and th~ nominal dc supply voltage Ei' 
(18) 
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t , 
2~2. 
The time intervals t~-tk' t~-t~, and tk+l-t~ dr'e 
defined as T~N' T~l and T~2' respectively. These time 
intervals may vary from cycle to cycle. However, the 
time interval between tk and t k+l is a constant equal 
to the period of oscillation, i.e., 
for all k (22) 
step 1: State Space System Representation 
System equations of Fig. 4 are represented by: 
! " Fl! + G1Q 
X " F2X + G2U 
- - -
t 0: t <: t 1 k - k 
t 1 <: t ( t 2 k - k 
(23) 
(24) 
! x F3! + G3!L t~ ~ t " tk+l (25) 
The explicit representation for F's and G's are given 
in the appendix. The vectors X and U are state 
variables and forcing function. respectively. They 
are defined as: 
! ~ [ve iL vR vT] T 
Q ~ [Ef ~R EQ EO]T 
Each of the 1 i near sys tems of equa t Ions (23-25) 
admits a closed form solution of the form 
X(t~ )"!(tk+T~N)"¢l(T~N)!(tk)+Ol(T~N)Q 
!(t~ ),.!(t~+T~l )"¢2(T~1 )!(t~)+D2(T~1 l!L 
X( t k+ 1 ) .. !(t~+t~2 l"~3 (T~2 )!(t~ )+03 (T~2 l!L 
where ~I(Tl. eFiT " 1,2,3 
0i(T) .. lite jTe-FiSdS}Gi i '" 1,2,3 
o 
(26 ) 
(27) 
(28) 
(29) 
(30) 
by: 
The elements of matrices tl>i and Of are defined 
j ,k " 1,2,3,4 
The constraints of the system, as represented by (26) through (28),are governed by the threshold con-
dition at t " t~,t~+i' 
~l (. l .. X4(t~) " ET, (31) 
thEl zero inductor current condition at t=t:, t~+l ... 
~ (.) " X (t 2 ) .. 0 2 2 k (32) 
and the constant frequency condition 
Step 2: Nonl inear Discrete Sta te TNnsition 
Representa tion 
The di screte s ta te trans; ti on representa t ion fOI' 
the boost converter is given by: 
k k k X(tk+,) ~ ~3(TF2)~2(TF1)~1(TON)!(tk) 
k k k 
+ [~3(TF2)~2(TFl )01 (TON) 
+ ~3(T~2)02(T~1) + 03(T~2)] (34) 
" <$~{ t k) + V !:!. •. • toget.her wi th the tnl'esho 1 d condl tlon den ved from 
(31) 
.'41(T~N)Xl(tk) + .142(T~N)X2!tk) + .143(T~N)X3(tk) 
+ ~144(T~N)X4(tk) + d1 41 (T8N)U1 + d142(T~N)U2 
and the zero inductor current condition, derived 
from (32) 
k I k I 
'1>221 (TFl )X l (tk) + 4-222 (TFl )XZ(tk) 
k 1 k 1 
+ 'l>223(TF1)X3(tk) + ,224(TF1)X4(tk) 
+ d221(T~1)Ul + d222(T~I)U2 + d223(T~1)U3 
(35) 
+,d224(T~1)U4 " 0, (35) 
and the constant frequency condition 
step 3: Eguilibrlwn State 
In the steady state the following condition is 
satisfied: 
The steaMv state switching time intervals are denoted 
as TON' TFl and TF2 , 
The approxjmate stead>, state. ~Switching time inter-
vals, denoted by TON' IFl ara]T F2 , can be computed 
using the following fot'mu~a 
(39 ) 
(40) 
(4l) 
where Po is the output power and ~ is t~e efficiency 
of the converter. 
Substituting (38-41l_into (34) and (35), the 
approximate steady state ~* can be computed 
I , 
~,.. i 
X3* II >I' 31 x, ~ + ~ 3~ ~;t + + 33 13 + V 31 U, + 
V 32U2 'I- V 33U3 + V 34U4 {44} 
.... 1 t .... .... 1 "'''" 
and ~4~" $~ ITT ~ ~'41x,' - ~142x2· - ~ 43x3 
44 
d1 41U, • d14~U2 - d1 4SU3 - d1 44U4] (45) 
where $j' and Vl~ fOI' i,j" 1,.,,1\ al'e the untl'ies of 
,) \l 
the "Intl'ix -t Md V of the 1inel\i'i~!ld SySti.\l1l. 
Notice that equations (42 - II'\) 111'\1 indeoondcnt of x4-( "41. *4:!" ~43 It 0). iind eM be SOlVc1d for 
x,., Xa* (lnd ';3-.1, EqUation (45) which is ttnl S\ll\l~ liS 
the thresh-lld conditio!) (35) Is used to COlllput,e ~4'" 
In this appl'oxil1lation. the thl'cshold condition (35) 
is autolllatic"l1y satisfied. however. the threshold con-
dition (36) HhtH'U thu inductor Cul'l'cnt equals 2el'O may 
not be satisfied. This ~pproxllllHion is mill'ely employed 
as il st~I,tin~ t'oint 111 i)1\iUI' to su,\l'eh fOI' the exact 
still\dV state. 
ihe exact s tilil\JV s t;l te ,nufi 1\<1 the sys tillll s tate when 
th!! PO\~\'ll' swi t~h turns off il.S 
y(t,,) e X (\ l'T~N) 
imd whun t1", inductlw CUI'l'unt vanishes ~s 
~ k k !(tk) K (tktTON+lpl) 
In the steady st\1.t~ OPUI',I tion 
and 
r It ol'l(TQN>1* + Dl(T5NH!. 
r ,. ~n(Tr.) lr + O~(Th l!L 
(45) 
(47) 
(48) 
tf TlI and P al'e the eXilct steady stl\te valUIlS. 
the sti!(\d9t1 state ~.l. ca1clIllltcd fl'OIll (jl?~45) has to 
satisfy the fol1awing two ll1l\tching conditions: 
n ,. "* '!I 0 Umlltch '"11 
(49) 
on The stntl'! matching conditioll C\\II be dnfitled as 
(50) by lllt1tch\nq the state v<l!'!itble X" "nUl' 
OM cy~le of pl'opa\ji\1:ion. 
Sl1\l\tch .. X~(tk+l )-x.t{tk)"'l'3'll (lF~)7.t+"'3.\~(TFi)Za 
+ ,~<~ -13 (Th l Zs I, 'l'3 44 (TFa )'L4 + d3'\1 (TFl! )U, 
+ d34~ (Th)U~ + d3'\3 (Tf,,)U3 + d344 (TF2)U4 
~ X4( t k) .. Q (50) 
ltiH'atiol1 lilleilrltntion. (Newton's l1Iuthod) is en\~ 
ploynd to find TON i\nd TF1 '~h;t;h satlsHesthe match-
ing conditions (1\9) ,)nd ISO). Th£! step~by·stap pro~ 
cedllres \Ire dliscrlbnd as fo 11 nwS : 
step (n.) Ctln\p\lt~ thl! \\\lpro:dl1li\b1 state X" fl'om 
(4r!-4S) • 
Step (b) rt,,([ a M\~ TFI hy ttel'Ill1\'\'lil1lliWi'li\-
tiM, 
1\l!\\·!\\If .... l\l\\ .. t. 
tt-an,wl' .,1 t~ "Mii'~" 
Pig. G(ill Fiow dia\1I'iIn\ fo\' dtlCp.t'minillg 
(Ill Flow dla91'am fOI' determining 
ching cOI\di tion Smatc:h. 
Stnp (c) Check if SI\1(\ tch;::; a i \\ sa ti sfi ed'/ l 
Step (dl ~f Snilltch l':1 0 is not s.ltlsfiQd. modify 1 
TON ilCc:ol'ding to J 
; 
~ $ (~*, l* . T' ) r~ ,,"fa _~mi\tch-=-'R.mL.,JL 
ON N PSmatch;\1 TON11T'OHl 
~ _ 1 
Step (c) USl' the nel~ TON and TF1 ea 1 c\l1 iI ted I!) ~ 
Step (b) and Stop (d) il.fld qo back to Stl!)l {11 
to derive ~ new (lPP1'oxi01ate state X'-, ; 
Then to go to Step (1:), (I:) and (d) Md relHul,t 
thfl Pl'ocess \IIItll the state ln3tch;II9 1 
condition Smatch;::; Q is satisfied" 
A flow diagNnt for determining the steady state .~ 
is pl'csellted in Pig. 6(1\) and (b). A sub\'o\ltin~ B,lIatc:l 
is devc loped; nOI'del' to search for a prOPCI' T Fl tl) l 
si\ttsfy the ttwo~il\ductor conditiQIl as shown in (49). j 
This Subl'olltin!! 15 1imbOdied;nh) the othel' s\lbt'QutiM ~ 
S t I which lIlti lllate1y computes the statu l\I~tt;h1ng 1 l\Iit C I . 1 
condition as given in (Sal. J 
1 Ji"!! ~ I)ilY , 
1 
1 
J 
1 , 
~ 
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Step 4: Linearized Discrete Time Domain Model 
The nonl inear discrete time system equation (34) 
is rewritten as: 
(S)} 
This system is linearized about its equilibrium state 
~. 
(52) 
The matrix' is (4x4). The partial derivatives, 
approximated by difference quotients, are evaluated 
numerically, for sufficiently SOlan AXj , j :: 1, 4. 
(fi(x'!" + AX.)- fi(X~)} J J J J where ~! I 
'i' tlf I (53) 
f* 
Since x does not appear explicitly in f, in order 
to evaluate (53), the change of TQN,T F1 , and TF2 due 
to a change of 6X., i = 1, ..• ,4, must be determined 
first. The new T\ and TFl are computed according to 
the threshold con9itions (35) and (36) in the iteration 
process described earlier. 
It is important to select the appropriate incre-
ments AX j . Some experimentation with the incre
ment 
size is advisable. since the accuracy of the partial 
ae~ivativps depends on it. If the function varies 
rapidly, a very small increment is clearly required. 
On the other hand, if the increment is chosen need-
lessly small, then the accuracy decreases because of 
a numerical computation error. i.e., a difference 
quotient assumes numerically the value close to 0/0. 
Study on the increment size and its effect on the 
results also has physically significant implications. 
If the linearized system shows high sensitivity to 
incremental size, then this points out that the non-
linear system changes its behaVior rather rapidly as 
it moves away from its equilibrium, and the result 
obtained for the linearized system are only valid for 
very small perturbations about the equilibrium. 
~: Eigenvalue Stability Analysis 
A digital computer program has been developed that· 
computes the equilibrium solution x*, the matrix'i' • 
and the eigenvalues A •• i= 1,2,3,T of'i'. The pertur-
bation AX, used to cQlhpute the Ii neari zed '\' matrix is 
taken as 1% of the absolute value of the steady state. 
i.e. , 
i '" 1,2,3.4 (54 ) 
Employing a set of nominal circuit parameters given in 
Table I, the system steady state, the 'i' matrix dnd its 
eigenva 1 ues' are computed, and the results are presented 
in Table II. Since the eigenvalues of the system are 
positive, real, and less than unity, the system is 
stable; and the transient response after a disturbance 
decays in a non-osci11atol'Y manner. It is interesting 
to note that one eigenvalue, A4' is eQual to zero. 
This indicates that the order of the system is reduced 
by one, which confinns the earlier findinqs [3,5], It 
is also apparent from the circuit point of view that the 
inductor current x2 is a lways reduced to zero after any
 
small perturbation. The inductor current can no longer 
constitute a state variable since it loses the free 
boundary condition. The eigenvalue, A I close to unity 
indicates the system has a long-time c&nstant. In fact, 
the output voltage of the converter when subjected to 
a step change in load, will reach its new steady-state 
after a six-mi 11 isecond transient as observed in the laboratory. . ... 
Table I. Circuit parameter values for the boost convert--
er. 
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Table II. Steady state. f matrix and eiqenvalues. 
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Fig. 7. Mapping from the s-plane to the z~plane. 
The method of root locUS plot On the 'I-plane [llj, 
is employed to study loci of eigenvalues as a fUnction 
of circuit parameters. To facilitate our discussion. 
a brief r'eView is presented to show how the z-plane ;s 
relatS? to the conventional s-plane by the mapping z "e p. On Figure 7, an infinite strip in the s-
plane limi ted by one-half of the switching frequency 
!,jIOD/2 is mapped into the entire z-plane. The semi-
inf'nite strip of the left half s-plane embodied by 
the nUlltered contour is mapped into the z-plane inside 
the unit circle while the semi-infinite strip of the 
right half s-plane is mapped into the z-plane outside 
the unit cycle. The stability of the discrete system 
is thus defined if all eigenvalues are located inside 
the unit circle of the z-plane. If an eigenvalue is 
located on the circumference of the uni t circle of the 
z-plane, corresponding to a pole on the imaginary axis 
of the s-plane. the system is on the verge of insta· 
bility. An eigenvalue located along the posftive real 
axis inside the un; t circle of the z-plane corresponds 
to a pole on the negatiVe real axis of the s-plane. 
An eigenvalue located along the negative real axis 
inside the unit circle corresponds to a pair of complex 
conjugate roots in the s-plane with natural frequency 
equa I to one-ha If of the switch i ng frequency, An 
eigenvalUe at the origin of the z-plane, l:orresponds 
to a pole at -'" in the s-plane. Additional in-
formation concerning the mapping. from the s-plane to 
the z-plane, can be found in (11], 
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Fig. S, Eigenvalues as a function of the dc-loop )'cs;stQr R3• 
Fig. 9, Eigenvalues tiS II function of the ac-loop 
)'cslstor R4, 
Several l'oot-locus analyses ure presented which 
plot the eigenvalue loci as II fUnction of dc-loop gain, 
ac-loop gain and the R-C compensation network, The 
effect of the dc-loop gain on stability is shown in 
Fig. 8 by vul-ying the resistQl' R. When the dC-loop 
gain is inc)'eased by means of l'educing the vulue of R3 • 
the ei genva 1 ue 1 moves uway from the uni ty and merges 
with to form" pair of complex-conjugate )"Oo~s. Furthe~ I'educing R beyond 400 can cause the el gen-
value 3 to move oBtside the lInit circle ilnd therefore 
to result ill an unstable system, The eigenvalue 4 
always stays at the origin "5 a result of the discontin-
uous cUI'l'ent operation, The system transient response 
can be improved by reducing R from 40K to 3K . 
to bring the eigfl1walues clos~r to the constant damp1l1g 
ratio locus of 0,707 for optimum transient response, 
Fi qure 9 shows by reduc i ng the ac , oop ga i n Or 
increasin~ thfl ac loop resistol' R.) f)'olll 10 k\l to 
140 Iw eigenvalues A and Ai' trove away from 
unity a'nd the f'igenvale A Imoves f)'olll the positive 
real ilxis to the negat'ive3l'eal axis, The transient 
response changes from Qverdump to underdamp with a na-
tura 1 resonant frequency aqua I to ha I f of the switching 
frequency. I t is interesting to note that when Rd is 
equal to 85 kll. the eigenvalue A' mOves into the 
origin of the complex plane. In sampled data system, 
double roots at the ())'igin means the transient res-
ponse will die down in t\~Osampl;nq cycles. Thflrefore, 
/ 
-- --'-~'""I."~-
."~-'""~_\_"'~-"-' ~'.-,.........." ... ".-~. 
\ 
~\ , 
I 
Fig.10.Eigenvalues ilS a functiOn of the compensation 
loop resistor RS' 
Fig. 11. Eigenvalues as a fUnction of the compensation 
capaci tal' CZ' 
the ac loop reslS tor equa I to 115 k.~ Hill IJ rovi de 
the optimum tl'al1sient response. 
The effect of the comnensation loop. with ~ series 
R C netwo)'k. on the stabilit~· and the transient res-
pBnle of the system is shown in Fig,lO and FiR:I': ~hen 
R 1S inc)'etlsed from its nominal v"lue toward 1I1flnHe. a~ shown in Fiq,lO, all three eigenvalues approach unity 
as'IlIlototicallv. The system becomes vel'y marginallY sta-
bl~" Figul'e 11 shows by reducing C2 beyond ,,3uf the 
eigenvalues A1 and ~2 move toward outside the unit circle 
shown as the dotted lines, On the other hand, by 
i ncreasi ng C2 , one e; genva 1 ue approaches un; ty asympta-
ti cally and the othel' two ei genva 1 ues form a camp 1 eX 
conjugate pair and approach point E in the complex 
plane asymptotically. Therefore, il jUdicious design 
of the R-C compensation network is important to stab;-
lize the system and to provide good transient response. 
Each of the thl'ee feedback loops. ac loop. dc loop. 
and R-C compensation loop. is shown to play c!rtain 
important roles of stabilizing the system and providing 
f"!lt tl'ansient response. The analysis shows that 11 
largel' stab;l ity margin and a faster transient response 
can be obtained by properly designino the above dis-
CUSlie.d th)'ee. feedback loops, The same technique also 
can be used to optimize the powel' stage pa)'ilnleters. 
such as the output filter Land C, 
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Fig. 12, audiosuscetibil ity fO!' the boost convertel', 
lliJL§.: susceptibility to Audio FI'eguencies in the Supo ly Vo Hage 
The closed loop input-to-output tr'ansfel' function is expressed by 
Er 
G(jul) " r 
o 
where H " [1 0 0 0 ] , 
(55) 
By virtue of sampling theorem. the frequency domain transfer function is only valid fOI' the fl'equency less than one half of the S3lnP 1 i ng frequency. i. e" w T p=~' For the HEAO converter th is means the trans fer funct; on holds true for the audio frequency lip to 16.5KHz which 
compr; ses the en ti re frequency band off nteres t for the aUdiosusceptibi 1 i ty performance of the converter. 
Figure 12 shows the closed loop fl'eouency response of the convel'ter with the supply vo Hage Ei ,. 28V. The general shape of the closed loop fl'equency response 
agrees very well wi th the eXperimental data. except that a difference of approximately 4db is shown through-out the entil'e fl'equehcy range. It is interesting to 
no te that the audi osus cepti bi 1i ty for the di sconti nuous 
cUrl'ent opel'ati on is a function of the converter loading, the lighter the load, the bettel' the audiosusceptibility. This phenomenon is quite different from that of the con-tinuous current operation '''here the audio perfOI'11lanCe is almost independent Qf the load. 
3.2, Example 2: 
The two loop buck converter as shown 1n Fi gut'e 13 has been selected as the second example to demonstrate the application of the generalized discrete time approach. The CO\1verter is designed to operate in the 
continuous curr'ent mode on heavy loads ahd discontinuous current mode on light loads. Emp 1 oyi ng the previously described ana lyti ca 1 approach, a compos i te computel' program;s developed to incorporate both the contihuouS current operation and the discontinuous current 
operation, For a given line and load condition. the 
ma; n program fi rs t detects the inductor current opera-ting mode. mode 1 or mode 2, then entl:rs into the ap-propr; ate sub/'outine for nUnier; cal computati ons. This 
cOOlposite computer program serves as a very powerful <lna lyti ca 1 tool to ; nv'es ti ga te certain often obsel'ved 
anomalous changes of the converter' perfol'mance such as the stab; 1 i ty and the transi entresponse during the transition between the continuous current 
mode and the discontinuous CUI'I'ent mode. SUch anoma-lous changes are ra ther un 1 i ke ly to be exposed through othel' means Of analysis, 
.--__ --_ ...... I. 
0\ 
Fig. 13. A buck converter using two-loop contl'ol. 
table III. Circuit p,"'ameters tOl' the buck conVel'tel', 
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Fig. 14, Eigenvalues 'as a fUnction of the supply 
voltage. 
The detailed analysis of this converter is not included in the present paper due to the space limita-tion. However. several interesting results are pre-
sented to demonstrate the effectiveness of this analy~ tical apPl'oach to il more complicated problem involVing both mode 1 operation and mode 2 opel'ation MOI'e detail is provided in reference [12J, 
An earlier computer simulation [13] has indicated in this type of t\~o-loop converter a possible instability PrQb lem can occur at half of the switchi ng frequen-cy. Such a high freqUency instability problem, while it would be rathel' difficult to analy~e using the fre-quency doma i n techn; ques [2. 7J. Ciln be readily ana ly~ed Using the discrete time domain method discussed in this paper, Figul'f'> ~4 shows a root locus plot of eigenvalues as a fUnctioh of the supply voltage E, wtth the nominal 
circuit palwfleter values ~iven in Table Ill. As Ciln be seen, changes ih E; prinlanly maVe the eigenvalue 13 
11 long the hegllti ve rea 1 ~xi s , For Ei 1 es s than 46 volts, the convel'ter is uhstable, Certain interesting {;on-elusions aloe drawn as follows: the converter, using the two~loop implementation descl'ibed earliel', when op-era ted i nthe constant frequency continuous current mode can result in instabU ity undel' cer'taih .1nput~output conditions, rheinstability often oCCUrs at half of 
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Fig. 15. Eigenvalues as a function of the converter load. 
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Fig. 16. Buck converter waveforms (a) vol tage across the ccnw.lutation diode, (b) inductor current for an unstab1.: operation. 
th~ switching frequent:;. \'/h211 the duty cyc1e ~atio !s. approximately equal to 0.5 O}' greater. TIlls lnstab111ty cannot be resolved by changing either control circuit parameters or the power stage parameters. The above conclusions apl.'ly to all powel' stage configurations: buck, boost. and Il'lek.'boost; nevp.rtheless, it is only 1 imited to conti nUQUS cur-rent operati on us; ng a constant frequency duty cycle controller. The detailed analysis of this instability problem is beyond the scooe of the present pap~r. For detailed information. please refer to [10 J. 
The changes of the stab 11 ity nature and the tran-sient response (,f the converter were also studied ~y reducing the load in a manner that the converter flrst operated in the:! ;;ontinuous cUI'rent made. then in the discontinuous current mode. Figure lS shows the change of ei9'i!nvalues .IS a function of the load. When the ,load was relatively heavy, RL .: 10 ohms to 52 ohms, and t0e input voltage tr ~ 30 volts, the converter operated 1n a continuous current mode with a duty cycle ratio greater than 50%. Th~ system was unstable. The system was stabilized by inneiising Rr up to Or above S3 ohms such tha t the converter began to vpel'a te in the di sconti nuous current mode. It should be noted that during the load va)"i ati on, ft'om 52 ohms to 53 ohms, a jUlnp phenomenon was obsel'ved. The change of the eigenvalue >'3 from 2.59 to 0 was due to a jump, rather than a fast con-tinuous motion which could be rept'esented by intel111edi-ate value of RL. 
Figure 16(a} and {b} shows the waveforms of the vo 1 tage Ex across the CQll'J!H1tat i on di ode 01 and the CUr-
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Fig. 17. Audiosusceptibility for the buck converter with continuous current and discontinuous current. 
rent I L thl'ough the en~rgy storage inductor, respect~ ve ly for an unstable operatlon when Ei = 40 volts and RL - 22 ohms Instead of having a growing amplitude as a result of i ~s tabil ity, the inductor current waveform is asym-metrical but repetitive. This is because the converter operated alternately in the continuous current mode and the discontinuous current mode during each switching cycle. In fact, when the load resistance was s~i~htly increased above 22 ohms, the converter was stabl11zed and operated entirely in the discontinuous current mode. T~is is a verification of the earlier statement that the converter can be stabilized by changing the operation mode fl'om mode 1 to mode 2. 
The susceptibil Ity of the converter to an aUdio frequency disturbance in the supply voltage was also examined for both the mode 1 operation and the mode 2 operation. The audio susceptibility is independent of tne load for mode 1 (RL<;29n). curve "a'f of Fig. 17, and varies with the load for mode 2 (RL>29n) such that the lichter the load the better the audiosusceptibility, curve iic" and curve "c". Comparing these three.curves also shoWS a significant difference in the magnltude.of audiosusceptibi1ity betl~een mode 1 and mode 2, especnl1y when the frequency of the audio noise is approaching one-halt of the switcoinq frequency. The sharp. resonance-l i ke l'ise in the frequenc;:y response at. half of the switching frequency only eXlsts w1th cont1nuous current operation. This is expected since it reflects the closed loop eig~nvalues at -0,95 for t;'Ode 1, see Fig. 14 and at the or1gin for mode 2. An elgen-value located at -1.0 means an undamped resonance at half the switching frequency; as the eigenvalue moves into the circle, damping increas.es, as it moves ~u~ of the circle, exponential build-up and thus instabl11ty resul ts. 
IV. CONCLUS ION 
A computer-aided discrete time domain modeling and analysis technique has been presented whi ch is app1 ica-ble to all types of Switching regulators using any types of duty cycle contra !lers and operat ing with continuous as well as discontinuous inductor current. State space techniques are employed to characterize converters exactly by the nonHnear- discrete time domain equations in Vector forms. Newton's iteration method is employed to solve for the exact equilibrium state of the converter, The system is then linearized about its equilibrium state to arrive at a linear dis-crete time model. The stab\1 ity nature and t,ransient 
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rp.sponses are studied by examining the eigenvalues of 
t~e linear system. Changes in eigenvalues due to sys-
tem parameter changes can be plotted in the complex 
z-plane yielding an excellent design tool very similar 
to conventional root-locus plots. The analysis is also 
extended to determining the frequency related perform-
ance characteristics sush as the closed loop input-to-
o\ltput transfer fUnct ion used to determine the audio-
susceptibil i ty of the converter. The model ing and 
analysis approach makes extensive use of the digital 
computer as an analytical tool, replacing highly com-
plex and tedious analyses by numerical method and mak-
ing automation in power converter design and analysis 
possible. 
Followed by a generalized analysis procedure, two 
specific examples are presented to demonstrate the app-
lication of such an analysis scheme, one for a boost 
convertel' op81'atjny \~itn l.OnSLdllL frequency and discon-
tinuous current, the other for a constant frequency 
buck converter operating with both continuous current 
and discontinuous current. A composite computer pro-
gram is developed for the buck converter to include 
both current modes of operations. During the transi-
tion between the continuous current operation and the 
discontinuous current operation. an interesting jump 
phenomenon is observed by plotting the system eigen-
values on the z-plane. The jump of the system eigen-
val ues not only causes abrupt changes of the' performance 
characteristics of the converter but also, under certain 
operating condition, the stability nature, from an un-
stable system to a stable one, or vice verse. The 
analysis reveals certain high 'frequency oscillation 
phenomena at the subharmonic of the switching frequency, 
an. unstable operation normally associated with constant 
frequency, continuous current mode with a duty cycle 
ratio greater than fifty percent. Such a high frequency 
instability phenomenon may not likely be exposed through 
other means of analysis. 
In addition to its particular utility at analyzing 
high-frequency control-loop related phenomena, the ana-
lysis also serves as a useful design tool which provides 
design guidelines for such important control parameters 
as the dc loop gain, the dC loop gain and the R-C com-
pensation network of a two loop converter to optimize 
its transient response and to stablize the system. 
APPENDIX:ENTRIES FOR MATRICES Fi AND Gi 
Tne matrices Fi and Gi for i = 1,2,3,4 are 4 x 4. 
[)::!cfine Fi = {fi jk} and Fi = {9i jk} 
The following entries of the respective matrices were 
derived assuming negligible loadin~ of the feedback 
loops to the converter power stage. 
1 1 RO 
fl11 = - C RC+RL f122 = - L 
R 
f l -' L f1-31 - C?5¥L 33 = ¥s 
RL 1 R2 1 fl =--(-------) 41 RC+RL C1R3 R,+R2 C,R5 
'lRO 
fl az = CR where IJA 'Nl/NZ 1 4 
[1 ] 
[2] 
1 
f143 = 'C'R 
1 5 
~ 
- cj-
1 4 
1 g12l ;: "[ 
g142 = & 
, 3 
1 RL 
f21l f11l f2 1Z = C ~ C L 
RCRL 1 
f222 = - (RD + RC+RL) [ 
f23Z ;: RC f13l 
f243 41 43 :/221 = ~121 
g24l g14l 92 4<: " 9142 
f311 = fl11 f3 31 = f131 
f341 ='fI 41 f3 43 " f143 
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, APPENDIX' C 
DERIVATION OF EQUATIONS FOR CONSTANT FREQUENCY 
BUCK REGULATOR CONTINUOUS CONDUCTION OPERATION 
C.l EQUIVALENT DISCRETE TIME SYSTEM 
Figure C-l shows ei as a function of time and mainly serves 
of establishing notation regarding the time instances t k. ei 
k 
Ton 
Threshold Condition TUrns Power Switch 'IOff ll 
k Tk+1 TOff on 
TK+2 
off T
k+3 
on 
the purpose 
L-------~ __ ~ ____ ~L-____ ~ __ ~~ ____ ~~ __ ~ __ ~t 
tk t k+1 t k+2 t k+3 
r---- Tp ~I" Tp ~14 Tp ~ 
..J\ I\. /\ 
" Clock Pulse Turns Power Switch "On II 
Figure C-l. Input Voltage ei as a Function of Time 
Note that the instances tk differ from the previous definition used for the 
control in constant -Ton mode, see Section 4.4 .. ,2. That is, the ~ime instances 
tk denote here the times when the clock turns the power switch was turned off. 
The reason for this is that in both cases the instances tk must be selected 
such that they are at the beginning of that portion of the dutycycle that ;s 
controlled by the threshold condition. Note that for constant frequency 
operation. 
t k+1 - tk = Tp = constant for all k = 0, 1 ,2 ... CC-1 ) 
r 
t , 
r 
, 
~ 
I 
t 
r 
• 1 
i}. 
L 
~ [ 
The eqUivalent discrete time system for the constant-frequency control 'is given 
by 
I/ith the th)"'es/)old cOl~dition 
ET = .31(T~n) x1(tk) + .32(T~n) x2(tk) + x3(tk) + d31(T~n) Ei 
+ d32(T~n) En 
\'!here as in eal'lier investigations the input vectors u are defined by 
and r E'l - , u = 1 ! Ep 
t... ' .of 
The threshold condition (C-3) defines T~N im~lictly as a function of the. 
system stale i{tk), and because of the constant frequency operation, 
For the steady state one demands that 
ORIGINAL PAGE IS, 
.Qi .eOO~ QUAUllJ 
for all k = 0,1,2 •.• 
Hl1ich by tim threshold c1)ndition implies that in the steady state also 
k * 
= Ton = Ton = constant 
( C-2) 
( C-3) 
(C-7) 
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First the approximate steady state solution is computed by using the duty-
cycle fonnula 
* * Toff ::: Tp - Ton 
where En is numerically equivalent to the controlled de output voltage. 
Using (C-6) and (C-7) when expanding (C-2) one obtains 
* 
"k 
xl xl $11 <PIZ 
0 dl1 0 
L:J * * x2 ::: 4J (T p) Xz + ¢21 ~Z2 0 dZ1 0 
* 
* 
x3 x3 c!>31 <P3Z 
1 \ 
d31 d32 \ 
* 
* 
Toff Ton 
0\0 rI "11 
+ dZ1 LJ1LJ d31 
-)... -
Toff 
(C-8) 
( C-9) 
* * 
Since To" and T ff are approximately kriown from (C-8) , the first tvJO scalar, 
r' 0 * ...:J< 
equations of (C-9) can be used to solve for Xl and xz' 
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Hence 
(C-11 ) 
* The third state x3 is determined from the threshold condition (C-3) 
( C-12) 
The steady state solution -t detet~mined by this method ~.s not exact because the pO\'Jer circuit is not completely loss1ess so that the dutycycle relation-ship of (C-8) is only an approximation, but a very good. one. HO\'J \'Iell this * . x approximates the true equilibrium solution can be determined by checking how closely xk and ·xk+l match v/hen using (C-2) for propagating the state through one cycle starting with xk = -t. The' best. method fOI" determining 
* 
the exac:t steady state~ is to determine the exact Ton by itei~ative lilieai~i-, I zation (Newton's method) on the cycle to cycle matching condition for the third state (which is the integrator output and directly controls the thres-hold condition). The iterative process is started with approximate steady state values and thus converges usually very fast. The details of this pro-cedure are described next. 
Define the system state when the power switch tUl~ns off as 
( C-l3) 
and cl eat~ly 
~ 
for all k = 0,1,2, .•. ~~. (C-14) 
~.~~-« 9tJ~~ 
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In the steady statc one has 
* 
* 
z1 <Pll ~12 0 xl dll 0 [:: 1 * * (C-15) z = ~21 ~22 0 X2 + d21 0 2 
* * 
Z3 L ~31 ~32 1 ~ x3 d31 d32 ~ 
Ton Ton 
--* * Clearly, if x and T are the exact steady state values, then on~ must 
on 
si:\tisfy the state matching condition 
= 0 (Cr16) 
* since the squate-bracketed term should equal x3• Note now that via Equa~ 
t'jons (C-ll) , (C-12) and (C-15) I the function Sn tcLl is really only a func-
'7( * * la I * 
tion of Ton (T
off = Tp - Ton)' and one wishes to determine Ton such that 
(C-l7) . 
Iterative linearization (Newton's method) can now be applied to (C-17) to 
* find Ton' by expanding Smatch about thc apptoximate steady state solution in 
a Taylor series and retaining only the linear term, i.e., 
(C-1S) 
• 
* where t is the approximate steady state value from (C-S). Since 
on . 
* S (T) - 0 it follows that match on - , 
* !\J* T = I -on on (C-19) 
1 
} 
} 
1 
1"7'" 
* If this T , sat.isfies IS'at~hl < c, e: some very small number, the exac.t 
01 I n. . (; 1.' '* 
steady state has been found; if not, set l'on = Ton and repeat the process 
unti 1 Smatch converges to zero. Conver'gencei s usually ve\~y fast and \~i th-
in 1-3 iterations. Describing the process sounds much more complicated than 
it actually is, and fOI" completeness a computer flow diagram for determining 
the steady state solution is included. Note that the partial derivative 
~Slllatc./aTon is taken numerically by approximation by a difference quotient. 
Not.e that the difference bet\~een t and -:f denotes the peak-to-peak steady 
state ripple, provided the inductor current i and output voltage eo are in 
phase. This is usually the case, unless the series equivalent resistance 
Rfi of the capacitor en is equal to zero. 
C.3. LINEARIZED SYSTEM 
The nonlinear, discrete time system described by Equatiul~s, (C-2) and 
(C-3) will now be linearized about its steady-state equilibrium state i~. 
Denoting 
and (C-20) 
it follm'/s that 
(C-21) 
where it is important to note that Tk and Tkff are functions of i and El, on 0 -
via the threshold condition (G-3) \vhich ;s here \'Gwritten as 
l;(x,Ei,T
on
) ::: 0, i.e.) 
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~(i,Ei,Ton) = -ET + ~31(Ton) Xl + ~32(Ton) x2+ x3 + d31 (Ton ) E; 
+ d32 (Ton ) ER = 0 
In the previous devGlopments above it hus been tacitly nssllmed that 
* Ei = E; = constant for all time. This is not necessarily so and the non-
linear discrete t-ime system (C-2) - (C-3) is also un exuct description of 
the converter if Ei is time·.v~\\'ying, provided Ei remains constant ovel' any 
Ton pcr·;od. To assume a time-viwying E; compos(Jd of the nominal de value; 
E*,. plus a small super-imposed ae component oE., is a useful concnpt when 
, 1 
investighting audio susceptib'ility of the convertcH' and is tho IJ)i;\in reason 
\Vhy it is inc'ILtded here in the derivation of the '·in0t'i.I"ized system. Note 
that a sillnificant difference hetween the constant T control and the pre-
-
on 
sent; constant frequency mode of operation, is that Ton is directly depen~ 
dent on t; in th8 thl~eshold condition (C-22). 
Denoti ng the fi n, t cw;ly bracke t~d tcmn ; n (C- 21) by t', a COliS tant 3x3 
matri x, and the second curly b\'acketecl tOl"11I by r, a constant 3-dimensi ona 1 
colum~ vector, Equation (C-21)' can now be written as 
and represents the sought linearized system. The l11iltrix Ir und the column 
vector l' \"Cllle into be evaluated, hO\~ever. 
By definition, 
( C-22) 
(c- 23) 
(C-24) 
To 5valuutc the partia1 derivatives of the square-by'acketed term analyti-
cally, turns out to be a ve\~y difficult and tedious task, much 11)0\'0 so, than 
for the constant T contro'\. This is mainly bec6us'e the matl"ices D(T
k ) and 
on . on 
1 j 
I 
i 
I 
i 
1 
i 
I 
,I 
f 
, 
, 
r 
, 
, 
f' 
, 
t 
i 
1:.' 
D(T:
ff
) are now involved)and compact analyt;cal expressions are not avail-
able fo\· them. The parti alder; vat; ves are therefore evaluated numeri ca lly 
by approximating them by difference quotients. Denote 
and for sufficiently small 6.X. , 1 i = 1,2,3, 
* * 
* * f1(x1+6X1)-f1(X1) f1(X3+6.X3)-f1(X3) 
6.X1 
6.X3 
at'" 
,..... 
ax' <"-' 
-* * X , E; '. 
* * 
* ~. 
f3(Xl+6X1)-f3(x1) f 3(X3+6x3)-f3(X3) 
AX;, ilX3 
Since ~ does not appear explicitly in T, in order to evaluate (C-26} one 
must fi r'st deternri ne by how much T off and Ton change due to a change ilX i , 
i = 1,2,3, and then use the new Toff and Ton to compute the f i (X j +6X j ), 
i,j = 1,2,3. The threshold condition 
. 
(C-26) 
( C-27) 
(see A-22) is used to determine the change in Ton due to a change in x or 
E .• Iterative linearization (Newton's method) is used to determine the neW 
, 
Ton that satisfies t = 0 after ~ has been perturbed by ilX i , i = 1,2,3. 
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The procedure for computing r of (C-23)/ which by definition is given 
af 
r = aE i 
(C-28 ) 
is exactly the same as outlined above. The only problem with numerical dif-
ferentiation is to select the appropriate increments ~x .. At the present J 
the increments are taken as i% of the value of the independent variable, 
i . e. , 
* ~x = 0.01 IxJ·1 j (C-29) 
Some experimentation with the increment size is advisable, since the accu-
racy of the partial derivatives depends on it. For instance, if the func-
tion varies rapidly, a very small increment is clearly required. On the 
other hand, if the increment is chosen needlessly too small, then the accur-
acy degrades because of numerical problems since in the limit, a difference 
quotient assumes numerically the value 0/0. Studies on the increment size 
and its effects on the results have also physically significant implications. 
If the linearized system shows high sensitivity to increment size, then this 
points out that the nonlinear system cbanges its behavior rather rapidly as 
it moves away from its equilibrium point, and the results obtained for the 
linearized system are only valid for very small perturbations ab,out the 
equilibrium. A computationally more complex, but also more accurate way of 
computing a derivative nu~erically is to use the following approximation, 
ax 
* x 
* * f(x +~x)-f(x -AX) 
2~x -
which "averages out" fast function changes and can detect discontinuities. 
(C-30) 
1 
I j 
1 
·l j 
I 
J 
1 
i 
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C.4. STABILITY OF THE LINEARIZED SYSTEM 
The linearized system (C-23), i.e., 
(C-31 ) 
is stable if and only if all the eigenvalues of , are absolutely less than 
unity, ;. e. , 
; :: 1',2,3 
The eigenvnlues ate evalLwted by the computer and changes in the eigenvalues 
as a function of system par'Ulnetm's can be plotted in the complex plane. The' 
location of the ei,envalues, which ate the roots of the system, does not only 
i ndi cote stabi 1 i ty, but also governs the t.~ansi ent behavi 0)" of tbe convetter, 
i.e., damping and rapidity of ,'esponse. 
With the nominal parameter value.s as given in Table 2, of the main text, 
was unstable. While changes in such critical parameters as C2, R3, and n2, 
as well as others, affected the system roots in one way or another. the only 
really effective parameter change for stabilizing the system was to decrease 
the dutycycle, i.e., to either increase the supply voltage Ei or to decrease 
the desired output voltage ER. Figure C~2 shows a root locus plot as a 
function of the supply voltage Ei with ER remaining constant at 20 volts. As 
can be seen, changes in Ei primarily move the negative real root, and at a 
value of Ei = 46 volts, i.e., a dutycycle of 0.435, the system 1$ just barely 
stable. A reasonable operating point results when Ei = 50 volts, and it will 
be used in the following parameter variation studies. 
Figure C-3 shows the effect Qf the lead c.apacitor C2 on stability, Quite 
good operating points are achieved for C2 between 5000 and 10 t OOO pF, with the 
system becoming unstable when C2 grows beyond 35 1000 pF. 
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APPENDIX D 
BUCK REGULATOR DISCONTINUOUS CONDUCTION OPERATION 
0.1 EQUIVALENT DISCRETE TIME SYSTEM 
The waveform of ei , as shown in Fig.D.l.is used to serve the purpose 
of establishing some notation regarding the time instant tk when each 
cycle starts and each switching action occurs. 
In steady state operation, 
at t k tk+l t k+2 2,~ 2 '2 .. 
'" 
the clock pulse turns the power switch 
liON II 
the threshold condition turns the power 
switch "OFF" 
the zero inductor current condition turns 
off the power diode. 
k k k k . K The time intervals tl -tk, t2 -tl , and t k+l-t2 are deflned as TON' T~l and T~2' respectively. These time intervals may vary from cycle to 
cycle. However, the time interval between tk and t k+l is a constant equal 
to the period of oscillation, i.e., 
e. 
1 
)1' 
Tk 
on 
, 
I 
t 
Eo 
k 
T Fl 
k 
TF2 
I\. J 
Figure 0.1 
I 
I Tk+] I 
, on 
for all k 
I 
, 
Tk+l Fl T
k+l 
F2 
Waveform of e. 
1 
I 
i , 
I 
I 
(0-1) 
-
,. t 
; 
1 , 
I 
r 
\ , 
F3 = 
Gl = 
Sys tem equati ons of Fi g. 0.1 
. 
X = Fl! + G1Q 
. 
X = F2X + G2U 
! = F3! + G3U 
are represented by: 
k tk ~ t < t, 
t k < t < t k 1 - 2 
t~ ~ t < t k+ 1 
(0-2) 
(0-3) 
(0-4) 
Where Fl, F2: F3, G1 J G2 and G3 are (3x3) constant matrix determined 
by the system parameters. They are: 
, 
a 
Lo ( RS+RL) 
, 
Lo 
1 
- Lo 
a 
a 
n C2RSRL kd 
- R4C, - C,Lo(RS+RL} ~ 
RL RoRSRL 
Cn(Rs+RLf - Lo(RS+RL' o 
Ro 
-~ o 
RL RoRSRL 
Co(Rs+RL) - Lo(RS+RL' o 
Ro 
- Lo a 
C2RoRsRL RLC2 
C1Lo(Rs+RL' - G,Co(R5+RL) 
o 
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~, 
! 
and, 
0 0 
G2 = G = 0 
0 
3 kd 
0 R3Cl 
The vectors! and Q are state variables and forcing function, respectively. 
They are defined as: 
Xl e 0 
X t. X2 = i 
X3 ec 
~~] lE1l ER J U t. = 
The constraints of the system, as represented by (0-2) through (0-4) are 
k k 
governed by the threshold condition at t = t l , t2 .... 
X3 (t~ ) = ET, (0-5) 
the zero inductor current condition at t = t~, t~+l 
(0-6) 
and the constant frequency condition 
for all k. (0-7) 
1 
1 j 
1 
1 
1 
1 
I 
I 
j 
1 
1 
I 
Each of the linear systems of equations (0-2) to (0-4) admits a closed 
form solution of the form. 
!(t~) = !(tk+T~N) = ~l(T~N) X (tk) + 01(T~N) Q (0-8) 
·2 1 k k 1 k !(tk) = X(tk+T F1 ) = ~2(TF1) X (tk) + 02(TFl ) Q (0-9) 
2 k . k 2 k X(tk+l ) = X(tk+TF2 ) = $3(TF2 ) ! (tk) + 03(TF2 ) Q (0-10) 
h . (T) FiT were Ifll = e i=1,2,3 (0-11 ) 
(0-12) 
The structures of the matrices ~i and O~ for i = 1~ 2,3 have the following 
forms: 
~i 11 ~i 12 0 
$; = $;21 <Pi22 0 
.p; 31 ~i32 
d1ll 0 
01 : d1 21 0 
d1 31 d1 32 
0 0 
0; = 0 0 for i = 2, 3 
0 d;32 
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The equivalent discrete time system for the constant frequency boost 
converter is given by: 
k k k k k k !(tk+1l = .3(T
F2
l .2(TF1 l .1(TONl ! (tkl + .3(TF2 l .2(TF1 l Dl(TONl ~ 
+ ~3(T~2) 02(T~1) ~ + 03(T~2) ~ (0-13) 
together with the threshold condition derived from (0-5) 
(0-14 ) 
and the zero inductor current condition, derived from (0-6) 
(0-15) 
and the constant frequency condition 
(D-16) 
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0.2 EQUILIBRIUM SOLUTIONS 
In the steady state the following conditions (0-17 to 0-20) are 
satisfied: 
!(tk+1) = !(tk) = X* = constant 
for all k 
Tk+1 = Tk = T* = constant ON ON ON 
T~~l = T~l = TFl = constant 
Tk+ 1 = Tk = T* = constant = Tp'-TO*N- T*Fl F2 F2 F2 
0.2.1 The Approximate Steady state 
( 0-17) 
(0-18) 
(0-19) 
(0-20) 
The approximate TON' TF1 and TF2 can be computed using the following 
formula 
(0-21) T* = ON 
(0-22) 
T* = F2 (0-20) 
where L = the energy stora~e inductance 0 
p = 
0 
output power 
E = I input voltage 
E = R output voltage 
l 
1 
I 
l 
i j 
1 
.J 
1 
~ 
1 
J , 
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substituting (D-17 to (0-20) into (0-13), one obtains: 
+ [~3(T'2) ~2(T'1) Dl(~) I 
+ ~3(TF2) 02(TF1 ) + 03(TF2 ) ] Q 
v u 
The magnitudes of TON' TF1 , and TF2 are obtained from equations (0-20) to (0-22) 
Let 
then 
Equation (D-23) can be solved for X*. 
X* = 0 2 
* Equation (D-21) can be solved for Xi .. 
(0-24) 
(0-25) 
1 
'" j 
~ I 
I" 
I 
I 
I 
. I 
:, r 
The state X~ can be derived from equation (0-14) 
(0-26) 
In this approXimation, the threshold condition where the indu~tor 
current equals zero may not be satisfied. This approximation is merely 
employed as a starting point in order to search for the exact steady state. 
0.2.2 The Exact Steady state 
Define the system state when the power switch turns off as 
l(tk) ~ ! (tk+T~N) 
Z(tk) ~ X (tk+T~N+T~l) 
and clearly 
Y3(\) = ET 
Z2(tk) ;;: 0 
for all k 
In the steady state operation 
and 
1* = ~l(TON)X~ + 01 (TON)Q = fl(TON ' !*) 
, 
X* = ~3(T*~)Z* + 03{T* ) U ~ , Fl F2 -
It is important to note that TON and T~l are functions of X*, !1. via the 
threshold conditions (D-29) and (0-30). 
If T* and T* are the exact steady state values, the steady state ON Fl·' ' 
X* calculated from (0-24) to (0-26) has to satisfy the following two 
matching conditions. 
(D-27) 
(D-28) 
(0-29) 
(0-30) 
(0-31 ) 
(0-32) 
(0-33) 
1 
1 j 
, 1 
~ 
! 
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(1) the zero-inductor-current condition 
(0-34) 
(2) the state matching condition 
(0-35) 
Iteration linearization (Newton's method) is employed to find TON and 
Tfl which satisfies the matching conditions 
and 
The step-by-step procedure is described as follows: 
Step 1 
-
Employing the approximate TaN! T~l given in (0.21-22) 
derive the approximate state X* from (0.24-26). 
Step 2 Find a new TFl by iteration linearization method 
• N*. - -* 
Bma tch ( TON)' I. T Fl ) 
TFl = Tf, - [aBm~tch/aTF1] TFl 
-* -* such that for the given X and TON together with the new T~l' the zero-
current condition B t h(r*ON' X* T*) = 0 will be satisfied 
Step 3 
ma c , -' fl . . 
Check if S .t h = 0 is satisfied? 
ma c 
f 
I 
.\ , 
·I·~· I \ 
I' 
il 
Step 4 
Step 5 Use the new T5N and T~l calculated~in Step 2 and St~p 4 
to derive a new approximate state X*. Then to go to step 2 
and repeat the process until the state matching condition 
Smatch = 0 is satisfied. 
A flow diagram for determining the steady state is presented in 
Fig.D.2(a) and (b). A subroutine Bmatch is developed to search for a 
proper TFl to satisfy the zero-inductor condition as shown in (0-34) 
This subroutine is embodied into another subroutine Smatch which ultimately 
computes the state matching condition as g'ven in (0-35). 
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APPROXIMATE 
1* 
COMPUTE 
Srnatch <e: COMPUTE 
STEADY STATE 
N 
[52 = 5match~~~~:}lo::--_____ _ 
D5 =(52-51 )/ATON _J 
1 r _____ TO_N_=_T_ON_~-__ -~_J _________ ! 
] 
~--~~-----J 
COMPUTE 
51 ;:;Smatch (TON) 
151) < e: 
Contjnue wjth the 
rema inder of the program 
USE APPROXIMATE 
ST~ADY STATE 
Figure D.2(a) Flow Diagram for Determining the Steady State 
1 
1 j 
., 
1. 
I 
~ 
!, 
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SUBROUTINE 
SMATCH 
r--___ , ____ ~x.J _. __ _ 
CO~1PUTE 
B~tI\TCH (I'Fl) 
( 
COMPUTE 
SMATCH 
. : ::]; 
RETURN 
.~ 
.' 
Figure O.2(b) Flow Diagt~am Fot Determining the Steady State 
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0.3 ANALYSIS OF LINEARIZED DISCRETE TIME SYSTEM 
The analysis of stability, aUdio susceptibility, and transient response 
due to step change in the input voltage and the load is presented. The 
analysis is based on a linearized discrete system about its equilibrium 
state. 
0.3.1 Derivation of Linearized System 
The linearized system can be derived by perturbing the system at the 
kth cycle. After the perturbation the nonlinear discrete time system equation 
(0-13) can be rewritten as: 
~K + 1 :: f (~k' ~) 
• k . k (k where f (~k' ~):: \jJ3 (T F2) <p2 (T Fl) .p 1 TON) x 
+.jI3 (T~2) <P2(T~1) 01 (T~N) !L 
+ <p3 (T~2) 02 (T~l) ~ 
+ 03 (T~2) U (0-36) 
This system can be linearized about its equilibrium state.~*. Denoting; 
and 
o~ (tk ) :: ~ (tk) - ~*, 
aU; '(tk) :: U1 (tk) - U1* 
It fo11O\I/s that: 
o~ (tk + 1) :: ~ o~ (tk) + \601 (tk) (0-37) 
,.1 
r , 
a (' ) where 1Jl = -;-x f ~,' 11., I 
{} fI. !*, 11.* 
and r = ~U f (~I.' 11.) I 
{} 1 fI. !*, Q* 
The matrix 1Jl is (3X3) and the matrix r is (3xl). 
The partial derivatives, approximated by difference qUotients, are 
evaluated numerically by difference quotients. 
For SUfficiently small/}, xi' i = 1, ... , 4 
~1(Xl*+6Xl) - fl(x l *) 
6x1 
fl (x3*+/},x3) - fl (x./) 
/},x3 
f3 (X l *+6X1) = f3(x1*) ___ f 3 (X 3*+6X3
) - f
3
(x
3
*) 
/},x1 /},x
3 
(0-38) 
(0-39) 
(0-40)1 
Since !5. does not appear exp1 i city in 1, in order to evaluate (D-40), the I 
change of Ton' TF1 , and TF2 due to a change of .X
i
' i = 1, ... ,3, must 
be' determined first. The new Ton and TF1 are computed according to the 
threshold conditions (0-14) and (0-15). 
Simil arly, 
fl(Ul+~Ul) fl(U1) /},U
l 
f3(Ul+~Ul) - f 3(U1) ~U1 
!*, 11.* 
(0-41) 
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It is important to select the appropriate increments 6Xj and 6U l · 
Some experimentation \'Jith the increment size is advisable, since the accuracy 
of the partial derivatives depends on it. If the linearized system shows 
high sensitivity to incremental size, then this points out that the non-
linear system changes its behavior rather rapidly as it moves away from 
its equilibrium, and the result obtained for the linearized system are only 
valid for very small perturbations about the equilibrium. 
0.3.2 The Stability of the Linearized System 
The linearized system (0-37) 
o~(tk+l) = ~I o~ (tk) + roul (tk), 
is stable if and only if all the eigenvalues of • are absolutely less tha~ 
uni ty, i. e. , 
i=1,2,3,4 (0-42) 
The eigenvalues are evaluated by the computer. Changes of eigenvalues 
as a function of system parameters can be plotted in the complex plane. The 
location of the eigenvalues in the complex plane indicates not only the 
stability but also the transient behavior of the system, i.e., damping and 
rapidity of response. 
I 
! 
1 
f:" [ 
I 
0.3.3. Stability Results 
A computer program for the constant-frequency boost converter ope~ting In the dlsconti~uous I~ductor-current ftas been developed. 
Furthermore, the computer program developed preViously I.n Appendix C for 
the Same converter fiut Operatfng In the continuous inductor-current 
wa sin corpora ted I n the pre sen t program. The re fa re, fa rag I.ven Se t 
of circuit parameters, the main prog~m first detected the modes Of 
operatfon, the continuous current mode versus discontinuous current 
mode, then en te r fn to tlie a p prop rfa te sub routine fa r the compu ta-
t Ion. The stab i If ty na tu re of Such a system When Its I ndu eta r Is 
operating on the merge from drscontinuous mode to contfnuous mode 
is of particular interest on this phase of research and it Is studied through such a program. 
In the previous Appendix C, it was concludell that the con-
verter was unstable for duty cYCles' ~i gfter than 50% and the only 
parameter change for stafif] fzfng tfte system was to decrease the 
duty cycle. Tftfs statement agafn was veriffed fiy further investlga_ 
t (ons.. The resu 1 ts of two computer runs were presented in FI gure 0.3 
and Figure 0.4. The magnitude of the input voltage for these two rUns 
was ass igned 40 volts sucff. tlfat the converter is 'unstaBl e. Decreasing ~ I '\ \ 
the ac loop resfstance, R4 from 500Kn, one ei genval ue 13 aSYmptoti ca lly 
approached to -1 from outside the unit cycle and two other eigenvalues 
aSYmptotically approached to +1 from inside the unit cYcle. The system 
cannot be stabil fzed by beducing the ac-100p resistance. Figure 0.4 
shows that the Instability problem cannot be corrected by varying 
dc-loop-gain reSistance R3 from lKn to 200Kn. 
The stability nature of the converter is studIed by varying 
such important parameters as the input voltage to the 
regUlator and the load in a manner that the operation of 'the converter 
varies from the continuous inductor-current mode to the discontinuous 
inductor current mode. FigureD.S Shows the change of eignevalues as a 
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function of the input voltage E1, at LO = 50ph, When the mag-
nitude of the input voltage is between 25 volts and 31 volts, 
the converter operates in the continuous current mode with a 
duty cycle greater than 50% and it is unstable. When the input 
voltage equals or is greater than 32 volts, all the three eigen-
values are inside the unit cycle and the system becomes stable 
regardless of the duty cycle ratio. It should be noted that during 
the input voltage variati'on , a jump phenomenon is observed. For 
example, as the input voltage varies from 31 volts to 32 volts, the 
eigenvalue A3 varies from 2.68 to 0 and it is caused by a jump 
phenomenon, not by a continuous motion which can be represented 
by int,ermedi,ate value of EI' 
Figure O.E shows the change of eigenvalues as a function of the 
load. When the load is relatively heavy, RL = 10 ohms to 40 ohms, 
and the input voltage EI = 30 volts, the converter operates in a 
continuous-current mode with a duty cycle ratio greater than 50%. 
The system is unstable. The system is stabilized by increasing 
RL up to or above 50 ohms such that the converter begins 'to operate 
in the discontinuous-current mode. The jump phenomenon is again 
manifested by investigating the change of eigenvalues in Figure 0.6. 
Figure 0.7 is another plot of eigenvalues as a function of load for 
a given supply voltage Er ~ 50 volts. The converter first operates in 
a continuous - current mode for RL equal to 10 ohms and 20 ohms and 
then operates in a discontinuous - current mode for RL 9reater than 
30 ohms. The eigenvalues 1.1 and 1..2 both approach unity as RL approaches 
infinity. The system is stable under all load conditions. 
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APPENDIX E .... 8~ 
COMPUTER LISTING FOR A BUCK REGULATOR DISCRETE TIME DOMAIN ANALYSIS 
HANDLING BOTH THE CONTINUOUS AND DISCONTINUOUS CONDUCTION OPERATIO~S 
;;dE; 
~~ ~~ 
100100 pROGRAM BIICKI INPIJI,OtJIPUI,J.ilful.NfJ.I.L-______ ._ 
00110 XTAPE~,TAPE2) 
001Z0 DIMENSION RIPXI3,1),PSII3,3),PSYI3,]),GAftI3,1),INTI8), 
00130 XXEPI3,lI,PRU!OQI,H13,,RI3,5),IlBI!3lolV013100ElXLhU-,. 
1---.- nPHI1(3,31,PHIZ(3,3I,PHI313,31,DlI3,21.D213,21,D313,ZI, 
XTEMPlI3,31,TVECl(31,PHIP(3,31 
COMMON IPARAM'ElI3,3I,E2!3,31,F313,3I,Gl!3~~ 
00160 XG313.Z) 
00110 COMMONIEXTPAR/NIT,EPS,TP,ET,MCOE 
AT~/V, •• jl.Y, •• 11,Z!3,11,U4Z,11 
EQUIVALENCE iPRAMlll,Cll,IPRA~(ZI.CZI,IPRAMI3I,R3I, 
X (PRAMI~J'R~),IPRAMI5I,~I'IPRAMI6I'RHZI,IPRAMI1J'XLOI' 
c 
OATA El, ER, ET, RL, TPI50.,20.,8.,10.,30.E-61 
DATA EIS~IT,XMU/60.,0.011 
OQ24Q DATA Xl Q,RO,CO.R5.RNI 'RNZ~Z5 •. E_~.QeQ~5.3.E_4.Q.077.4Q •• 7b.aL 
1- _ _ - -
00280 DATA NIT,EPS/IOO,1.E-61 
00285 DATA MOOE/21 ' 
OPZ9Q DATA IP' DI,I IST"L PEAK,' FE,NtS,' FBEQ/O,Q,O,O,")5,Ol 
100300 DATA LRTL,HRL,OPRAM,PRA~FI0,2,0.,O.1 i00310 NAMELIST/TERMS/EI,ER,ET,RL,TP,XLO,RO,CO,R5,RNl,RNZ,NK, 
;00320 Kel. C2. R 1. PZ "ru ... R4. NIT, E pS.!PI OT. L lST. qSIIIT. XP1U.1.e.EAK1 -
00330 X LFREO,THET~,DELTHET,THETAF,H,LRTLjNRL,DPRAM,PRArF 
003~0 REAOt3,TERMSI 
00350 REWIND Z _._ •. _ u_ .. __ , -.------
~0360 REI/INO ~ 
00310 IE ILIST .EO. II ~RITE (Z,TERrSI 
100380 5 COHlItIUE ______ '.- - .. __ .-----
00390 RKO-R2/IP1+R21 
OO~OO RN-8N2/PHI 
,ll.O. H 0 _ _~ ...JJll. JL ~1 • .3 -_. 00~20 GIII,ll o GlI1,21"G2I1,11.G2(1,2)-G311,11"G311,2)-0. 
:00430 00 8 J-l,3 
'QQ!i~.Q. ~. n.lI.lU-F'2II,JI"F311,JI"0. 
00450 FlI1,11_~2(1'1'.-1./(Rl.CQ.R5·COI-~5-~L/(XL~*Rl+XLC.P5I 
00460 F3(l,ll·-J./ICO.(~5.PLII 
90470 FlIl.ZJ.rZll,21.F311,21.RL/lcr.RL+cooP51-RO.'5.RLIIJlC.AL+ 
00480 XXLO*R51 
OO~90 FIIZ,11-F212,1)--1./XLO 
~. 
100500 F1I2,ZI-FZIZ,ZI-F3IZ,21--RO/XLO ... _ 
00510 F113,11-FZI3,11-CZ/IRl.Cl.CQ+R5.Cl.COI+RNIIR~.Cll-?KD/183-
00520 X Cll+CZ*RS*RLIIC1*XLO.RL+C1.XLO.R51 
00530 E313,1,--RKDIIR3.Cll+CZ/IRl.Cl*CO+RS.Cl.COI 
005~0 FlI3,ZI-FZI3,ZI-F313,ZI-CZ.RO~iicl.XLO;R5+Cl.XLa.PLI-
00550 X Rl.CZ/IC~.CO.R5+C1.CO.Rll+RN.RO/IR~*CIJ 
00510 Glll.11-R5.RlIIXlO.R5+XlO*RL~ 
00580 GlI2,11-l,IXLO 
00590 GlI3,11--RN/IR~.C11-C2.R5.RL/!Cl.XLO.R5.Cl.XLO.RLI 
00600 G1I3,ZI-GZI3,ZI-G313,21-RKOIIR3.ClI . _____ ._ .. 
00610 UI1,ll-EI 
00620 UIZ,ll-ER 
00630 PO-ER •• Z/Rl 
006~0 1 TOH-SQRTIZ •• XLO.TP.PO/IEl.IEI-ERIII 
00650 TEl-SORTIZ •• xLO.TP.PO*IEI-ERI/IEI.ER.*ZII 
00660 TEZ-TP-TON-TF1 
00610 OELTON-XMU.TON 
00615 IEITFZ.GE.EPSI GO TO 6 
00677 MOOE-t 
00618 TON-TP.ER/EI 
00679 OELTON-XMU.TON 
00680 n-o 
0690 SCl-XMATCHITON,EI,ERI .----.-
0100 19 OMATCH-lxMaiCHI10N+OELTON,EI.ERI-SC11/0ELTON 
0110 TOHoTOH-SCI/OMATCH 
00120 SCI-XMATCHITON,EI,ERI 
00130 IT-II+1 
001"0 IEIABSISClJ.LE.E.PSI GO 10 C:~ _ ... ___ _ 
n0150 IFIIT.LT.HITI GO TO 19 
0160 TON-IP.ER/EI 
0110 20 CONTINUE 
00180 TEl-TP";ioN --.-------.--
00190 CALL PHOMATIPHIF,02,TP,Fl,Gll 
OCBOO CALL PHDP1ATIPHI2,OZ,TF1,Fl,Gl) 
0810 - C,'iLL PHOM AT I PHll-;Ol. TON.FI;GI I" 
OB20 DO ZZ 1-1,2 
0830 00 21 J-1,2 
008"0 21 TEMPlll,JI--PHIPII,JI 
00859 22 TErPlll,I)-1.+TEMP11!,11 
00860 OET'Tf~PlI1,11.TErplI2,21-TEY.P1(2,11.rEMPlI1,2J 
~7'6' _.- W(A~SltiEfl.Lt.1.E-ii) GC TO 250. 
poe80 TVEClI11'PHI211,11.0111,11.PHI211,21.UlIZ,11 
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~liO I.YECLl2.l.-Pl:!liU~ ll.+D.HhlJ +LI:U2J2.L.2J .QJ.1.2..iJ __ . _ ______ _ 
00900 Xll,1)-tI.,TEHPll?,ZI+TVEClI1)-TEI1Pl(1,21+TVECIIZ))/DET 
eO~lO XI2,11-EI.ITE~PlI1,11+TVECl(2)-TEI1Pl(2,11+TVEC1(1))/DET 
~.c.92.D .lt13~ 11~EJ=eHll U .. ~l.X.u....l.L--:PJ:jllU .. 2.llX ("-U.l.::J1H3 .. .l.U£L_ 
100925 x -0113,Z)-ER 
fOQ30 YI1,1)-PHIl(I,1)·XI1,1)+PHII11,Z).XIZ,1)+01ll,1)·EI 
ULOllO H2J.l.l.ti'.H.Ll..!.h.Ll.!1111 I IteHIl 1712.1 H 1 Z,} I tOll Z oll.llL-__ __ 
00Q50 YI3,1)-£T 
00960 SClaPPI2(],II.YI1,II+PHI213,Z,.YI2,11+fT+D2(3,Z).fR 
.Q,,'i1Q DCL~2_1-.l~.l_ . __ . __ _ 
100980 32 RI?XII,l)-X(I,ll-y(I,ll 
00990 C IF(LRTl.EQ.21 GO TO 36 to 1 Q 00 - WiUIU2..t.3.5.L£~OD.h.liltu:Ill.a..ll..o...U.l.LR .LI r..P "-x .1..' .>.5 C~l .1..' ..LX .LI _____ __ 
01010 35 FORMATl/tEI-.,E12.4/ 0 HODE--,I3/ oTON·o,E12.4,0 TFl-., 
01015 x EIZ.4,. Tp·.,EIZ.4 , 
01C'Q X'*X.*,3FJ2.4,'.Y •• ,3E12.4.'.RIPX ••• 3EIZ.4/.SCt ••• E12.4. 
1~1030 X • ITaO,I311) . 01040 36 CONTINUE 
~5 GO T2-5..~b _______________________________________ __ 
010~7 b MOOE-Z 
01G50 CALL STATE(TON;TFl) 
.ru.c.~0 p 2 l!i1.J.1.LlCfu.l.ELJ f2..LXtl.J.1.LZ _______________ ___ 
;01070 17 FOPM~TI.APPROXIMATE STEADY STATE%TON·-.E15.6. 
~lOaOX. lFl •• ,ElS.b,. TF2·.,EI5.61 
LQl.Q.9.9 ____ ~...!.J.3n2...bL!.~!2_.b.L!J.~.L3.El.2 ........ 6LILI-LI ___ ~ _____ _ 
OllCe IT-O 
OlllO CALL SMAICHITON,TFl,TFZ,SCl,XPU,XLO,PO) 
.Q.l.l.Z.0 9 Ql..L~AHJ:!LH!~~U!O!!l.J.f.lLl££L~L!l'&LX,,-,L,,-,Q<A,,-,P-,Qu) ________ _ 
101130 OSMATCH-ISC~-SCIl/OELTON 
;011~O TON-TCH-SC1/0SMATCH 
;Q 11_5 0 C. A i.l SMA I C tiLlOt!..J f 1.t.J£..U.Sn .. 1I!llLll~Le_Q_L_ 
CllbO iT-IT.1 
01170 IF(ABSISCr).lE.EPS) GO TO 10 Ql18Q lHILU-,-N.llLl>C .. JQ_!t _____________ : _____ . _______ . 
:01190 lFl-S0RTl2.0.XLO.TP.PO.IEI-E~)/(EI.ER •• 2») 
~1200 TDNaS'~T(2.G.XlO.TP.PO/IEI-IEI-E~))) 
~.lilQ ___ ---'-AU _ SMA TCH( To'VJU, TF2,SCl, l\1I.V./.UO .... PO L._. __ . __ . __ . ________ _ 
01220 10 CO~TINUE 
01230. 13 00 12 1-1,3 
Q1.2..4Q ___ .lZ_E.I nOl U·X{ r, ll-Y 11,1) 
'01250 IFILRTL.EO.2) GG TO 5t' 
,01260 WRITE(Z,~5) EI,IIODE,10N,TFl,TF2,T~,X,Y,Z,RIFX,SCl,IT 
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101270 55 XO.!'P:lt..!J!~'I_-!l n 5.b/~PlODFa"J.P/!Hi.!L~1 ~.f~"!.!/_._.TF] a.!', 
01280 X E1~.b,- TfZ-o,E15.bI O TP -.,E15.b, 
01Z90 X/*X -.,3E15.b,I-Y -.,3E15.b,1 
01300 X.Z -.,3E15.b,lloRIPX-o,3EI5.b,1 
'01310 X.SCl·., El5.b/-IT •• , 13111 
G13Z0 5b CO~TlNUE 
101330 CA II P S IM!..ifl.l.!. T O~!l£ t, X, U,,-, ,,-X~t<U,,-,-) _____________ _ 
013~0' CAll RMCPYIPSy,PSI,3,3' 
01350 lTBLIl'a3 
013bO ITBLI3'-0 
01370 CAll'CR-Al( PSY-;-R;3;t1;v-;!Nf, no, ITBL' 
01380 IF IlRTl.EO.Zl GO TO 12 
01390 WR!TE(Z,10) (IPSIII,{!,JalL~~IL,~I~.~lL,~3~1 ____________ _ 
10 FORMAT(/.PSl-.,/3!3EI5.b/)/1 
12 IoIRITEI2,14) I (lUI,J),J-l,2), 1-1,31 
u IoIRITE(Z,71) lTBl(Z) 
. 11 FORPlATI./tUIIBEROF- E IGENVAlI;ES FOUNT·-, 13) .---.-
14 FORMAT(.lAPlBOA- REAL lPlAGINARY .,/3IE15.b,E15.bll/l 
IUL~~U IFI!FREO.E=O~'70~I~G~O~T~O~?1~5~0~~~~ ____________ _ 
014bO CAll GAMMAT(GAM,TGN,TFl,x,U,XrU) 
01~70 WRlTEC2,751 (GAM(I,I),I-I,3) 
014BO 15 FORMATI/OGAH-./3IEI5.b/)) 
'01490 CAll FREOIPSI,GAM'H'TH=E~T7A~O,~TH~E~T7AF=-'D~El~T~H~E~T~'-E~I,~E~R~I-----
1500 lFREO-O 
1510 150 COHTINUE 
01520 IFILFE.:EO=-.l~I~G~O~T~O~l~b~O-----------------------------------
01530 IFllPEAK.EO.OJ GO TO 200 
01540 ~IaEISWlT 
[
15'50 U 11-;n -"-E~l---------------------
15bO 00 152 1-1,3 !.?70 152 Xf.~~I,_I.1aXII,~I.!) _____________________ _ 
01580 lFE-l 
01590 GO TO 7 
01600 IbO CALL OVSHOOTIPSl,XFP,,~N~K~I ____ _ 
Ibl0 200 CONTINilf-
Ib20 lPEAK-lFE-O 
1630 IFIlRTl.EO.2) GO TO 210 
01640 IF I LRfc:.:EQ.'(il-GO TO 300 
01650 LRTl-Z 
01660 WPiTEIZ,20Z) Mitl,EI 
ei6io-Z02--"O·RI1ATliTi.-ROOT lC~US Ot' PAPAIIETER NRL-.-;Tl-;;;:-Ei •• ,F5.zii-
~16eO 210 CONTINUE 
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Qlb q , PO[NT 212,P~AM(NRL) 
Gl7DU ~otT[12.212J PRAM(NRLJ 
,OJ. ;'1(' .. 2.l2.. _ • .fDRt~"'lL~.PP_A!'_-.!~.Ll..2..b.L_---
Cli70 [F(?PA~'HQLI.LE.PR~MFl GO TO 5 
:01 I)~ Gij TO 300 
;0 l1"{) . .. _250 P °.1" 1 Z5.ld.lJ X-------,-------------017~O 251 fuR~AT(~U~SCHAOULEO TERMINA1IGN IT_.,I3,I.X-.,3E15.6/1 
O!7~O GO TO 3eo 
,OlliC ,_ .. 255_P~cl'n. Z.5!a.II~.J.Y ______ _ 
10l7P' 2)~ .0P"'lt'U~SCH~OULE~ TE~"lNATIGN IT_·,I3/+,--,3E15.6/) 
IG)l~O 300 L~NT!HUl 
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OJl-';O C 
,i' J hl:J . _____ SUBP,;:!UIHILDY5,HniU1.£.S.L.XE.e..t WI . .J.) ___________ _ 
GIC~O O!~(HS!DH PS!(],31,XFPI3,11,DELXPI3,11,TVEC(3,11 
l"t:. 'C cn:-,'lOtIfSfATE/:tt3,l ),Ytl,ll, tI3,1) ,U(2,l I 
IfJU3:!:(} ...• _.0:: _,!LJ-.l.t.Z-----
1J11l:O 10 !lUII.f'1 l, 1 I~XF p~ I, ll-)(( 1.1 I 
n 1 ~! lI:::: 
"t"9" !~ 1.40;' 
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on ~~O kN-l,UK 
r:" •. : H.i? .1.1.l .ll!LtJl £UuP'--------------------
12 f;}~ i'-.~ T! :::,) f1. ~ • (,) 
~iLL 7~~~lllVEC,PSl,OElX?,3,3,11 
2 o . ..1.'·,,:.-01.0 ___ . ___ _ 
l~ CELXPIIJlJ-rVEi:(I,U 
t11 ft!} 
1"1"' '1 ~ .. (I 
't'I'U"; 
30 ca'~T !t",lJE 
. _____ RU!)t:U, _________________________ _ 
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_ .. _ ,. ccr.i,t:Hl.P.AUJ!llll L31.1 r iU.3J 3).1 F.3.{:;.l.llJ Gll J .. Z1.1_ -- .--- .----
XG~I}!2),G313,2) (Dr~~N/(XTP'R/N!T,EPS,TP,(T,HCDE 
.~hlLPp[,,..q{?l'U.lOl.l.1Jrl1(,l) -. . • ZET~.-~T.P~Ilt3,Ll.Xlltll.PH1113,Z).XI2,11+PH[113,31.r(3.1) 
x Dlt?,2"U(l, IltDlI3,ZIH;IZ,1l' 
. ;1 f. i I ... :~ !'>t __ 
r~~.FO ~ND 
(7(90 C 
-.--.~.~. ~ - ,.. -----,.....-.~-.. ,- ...,...- :i': ~. -.~-.,~ 
192100 C .. 02110 SUBROUTINE fREQ(PSI,DVEC,~,THETAO,THETAF,OElTHET,EI,E~l 
02120 OIMENSlO~ PSlt3,3),DVEC(3,11,HI3l OZl~.O 0 I 1'J'~.?J.Oll_~.J3!.}.lLAItlYJ..h.:U'Jl..t}L2lL·JJJ.'..?J..t..tl.3.Ltl.J. T£~U2.l_3_) __ 
Io'I021~O DIHHS!O'I iEX P c:(3,3 I, TVEClt3, 1) ,TVE:C213,ll 
02150 CUHI'O~/EXTPAP/NIT,EPS.TP,ET,HODE LQ.u:?o 0 EGR ~Jl_:.1.IlQ.,Lhl t,! ~9 Z"-7!.-___________________ _ 
02170 RAODEG-l./DEGRAD 
02180 THETA-THETAO-OELTHET 
02190 00 2 1-1,3 io2ioo 00 2 J-'~~,~3----------------------------------------------
\02210 Z S(!,J)·C. 
~_2.220 WPJUJ=.:J.J--.£J,----,----------------------
02230 1 FOP.MATIII+El··,ElZ.bl, 
022 4 0 X _ T~E!A FRED IHZl DSEL~,5X,·G.,11X,-REG.,10Xr·IMG-, 02250 X 6X,·PH,~A~S~E_·~1 ________________________________________________ __ 
laz260 5 CGhfIrl'UE 
~2270 THETA-THETA.OELTHET 
\QF.no THg~~OE~.::.I-HE.!.!:.:...---,--------------------
02Z90 FRE-THET/(b.Z831853-T?1 
02300 .RX.CCStTHETI· 
02310 RY·Sl~11HETI ;6232'0 DO-1 rT;-i;3~...L-------------------------
~Z330 DO 10 J-l,l 
:02340 10 AII,Jl--PSIlI,JJ Oz:f5c I. t 1, ! ").A'li;-Ii +'-''!~X'--------------------------
02360 12 B(I,I}-RY 
02370 IFIABSIRV1.LT.1.E-10J GO TO.~2~5,--________ ----------
~i3eo RYCV~ ~Z390 CALL Rr~UL(TEHP1,A,A,3,3,3) 
~2400 CALL APSClP(Tf~PZ.'!YIV,TE~Pl,3,3l 
'02410 -OJ- r.;'-i.i-;3·-·-------
02420 14 TEr.P2(1,Il-TE~P2(1,!1+R' 
02430 CALL .RMl'IV(V,TP'P2,31 
0'24'40 -C"i.:lL ~~,M'UL(lJ~/:~V ,3, 3~3-1----' 
02450 GO 16 1-1,3 
C2460 DO 16 J-l,3 02470 "uCL·Ji~fYfv.Ulr,Tl------·· - -.-
02t,~O 16 Vll,J)--V(r,Jl 
----------
0249C GO TO 5C 
bZ)GO 25 ~il( PHINVt~[NV,A,3l 
OZ~lO DO 30 1-1,3 
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D2~JO 30 TEnPlll,J)·AINU([,J).RY*.2 
02540 CALL P.MAQ(}ITEI1P2,AITf:I'IPl.~/3) 
Q 2.~:in.. c Al.L.!'-.'tlN.'L.1Jlj.ll~.1: _________ . _________ . 
[02~MI CALL RI',MULlV,AINV,U,3,3,3) 
l0;-~-"O DO 34 1·b3 
,Q2!100 ____ .. !lO . ....3.'t.....!..·_.1...3 
~25;D 3~ VI!,J)·-RY*VI!,J) 
o~~~:o 50 CONrI~ll'E 
r
Q 2.1: I. Q - .. __ --.t:. .... Ll-Ri1t'l.LLll.V.Eu.....L! .• J Y.£.CJ~..t..l..t.ll 
b2~%D CALL R~MUL(TVEC2,viDVEC,3,3,l) 
IOU-3D G;U:·C!r,-o. 
.a;:!I~Q •. ____ ·D!L.!.!~1"·..l3 ________________________ _ 
o~~~o G~F.G~E.Hlr)*TVEClII,l) 
o:{,!;C 55 Gt~·GI1I+H(I ).TV~CZ[ I.tl 
.~ ~!:7C _._. r.." S.;i~ !1.f:f'..E~.!2:! G.l~~.<:2.Ll ____________________ _ 
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~z ~2rl .~i'.!.i.2.i.~.!:QJ_T./:,..EJ ~H~!UlEl..tSu..G1luE~'LlG .... rL.:M::l..,,-pt:..Ht1A4.:..S.t;.E ________ _ 
07.110 00 rCPI1ATlrt,2,El2.~,F9.2,3EI2.4,F9.21 
OZ7~O IFITHETA.LT.TH~TAF-O.5~DELTHET) GO TO 5 
,lll1 JO • ....lOD. •. _QJ'IW!1L"::..-_________________________ _ 
·(\;:;~tl RETURN 
.027',(; H!D 
inn') c... __ 
0,: 770 ~ 
L';::;,IO SlJe'lGUTlIlE PHDt~ATtPHI,D,T,F,G) 
.rr? '1'~'J __ . ___ fo.t "J.~ aCN.2.H.U2_dJ...!_DJ v£) L E ~.q.LU.:Ul£.DJ..ll..r..li.th?JJ,~D.v.. L_ 
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02!!10 IF(OET.lT.O.) CO TO 20 
D~U~O Ao-ALPHL+5CRTIOETI 
D,~5~:i .. _. __ .B'!-::l,LPH,\.,.Scr..rUIE.l.l...-........----. ----.--- 0 0 
07BhO EJPA·EKP(A-ll-l. ;r)~p.o tXt1A'fX~{-f.n)-1. 0lI:J ~ 
102:«0": , .. _ ... _E~Pll·EY.Pt\i:tJ)-l. ___ ._ .... __ . _____ . __ .• - .... -.. . .. toe:! 0 
02~'IO EXNO-EXPI-IHTI-l, 8::::S 
02QOO CCloA.S.IA-B) ~ 
029(1) GA.11l·tA··? .. (Xre~~ .. 2·E)(~.AlfCCI ~ >. 
'0,9:'0 Ij~M2. (~.E)(PA-A.EXPBI fCCI ,... t1 
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02950 XIl.-IA+B)7.~T~f~I~A~.~B~)--~A~.~E~X~~~B~/~C~C~3~+~S~.E~X~N7A~/~C~C~Z~-----------------
02960 XIZ-T/IA*B)-ExNAfCC2+EXNB/CC3 
02970 GO TO 30 
102Q80 20 eET~.SQ~T[-DETI 
102QQO CC3.l./IAlPHA**2+BETAe.ZI ~JOOO CC1.2.~ALP~A.CC3 0:1010 CC2.(tl?W.A~.2-B~E~T~A~.~.~2~lf~12~,.~A~L~P~H~A-*~B~E~T~A~'----------------------~ 
03020 CC~.4lPHAfBETA 
03030 SB-SINIBETA*T) O~O"O cS;ccSi·iETI.:-=-.=-T7)--~-------------------------
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03260 C MATRIX BIT) 'HAS BEEN COMPUTED 
03270 CALL D~MULID,B.G,3,3,2) 
i5 32eoC-Pi'A T R i: XO'(fIH AsafE hCOMP-tITED 
~3290 RETURN ~~~OO END 
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!0~410 CAll PHD~Al{PH[1,Dl,TCq,Fl.Gll 
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DJ~3a CALL PHDnAT{pHI3.03,rFz.F3,G31 
D3;~O A.l.-P~I3(1,11.(PHll(1,'IJPH[1(1.11+PHlZll,21.PHIl(Z,1I
I 
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~3'00 X(1,11-le+C+03(1,111·Ull,11/A 
OJ,~ft XIZ,11·0. 
_ QJ~'1'l ____ Y.l:U.ll~E..i.::?JJllU..l.l1.!.Y_LL.J..L::WIH.hZJ~..l.(.£:.2.L'..Ll..L1=------
---
;~'3 ';J. X ~1:3_~11.f;~Hl..l)-!ll~312}C"U{2".1.) 
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.~J 510 £:1-'0 WJt:(.:;. !: ____________ _ 
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C3b~D 5U9RGUTJNE 5TSTEP(~2,PHI,Wl.D,Ul 
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03800 V~P.TFI-TFl 
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'!03a-io o-ELrf=r:-irl.i'TF 1''---------------------------
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03910 IT-O 
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~3940 IT-Il.1 
~3950 V'RTOH-VA~TCN-SC1!oZETA 
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03980 I F I IT • LT.:'II T I G,.,,0'--'T:..:O:.-:6o.;7'--_________________ _ 
@')-,,(}"O PR.Ilir-61,Ir,SCl 
D4000 61 FOPM?TC.HAk ITERATION eN TOH. IT-.,ra,. SCl--.E12.6/1 ~~O GO 10 70 
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04030 CALL STSTEP(Y,PHI1,X,Ol,Ol 
!O4040 n-o 
b4050 Bl-a~~TCH(VARrFl,y,OI 
l2.ill~ 63 O.B':.U!f4.HCH( VARTF l+oEL TH, Y, (; l-B 1) loEL TFt 
04070 IT&IT+1 
04080 VA?TFI-VL?TF1-el/OB 
04C90 Bl-a~A1CH(VARTFl,Y,U) 15';"1"00 IF (A3s(eu.i:f:EiSI G~O!'-T=O-b"'5------------------
0 4 110 IFIIT.LT.U!TI GO TO &3 
e.!l.~ 0 ~~?:..HIT J!..b, IT, B 1 _. ___ _ 
04130 66 FORMATI.~AX !TERlTtO~ ON TFI. IT •• ,13,. SC1-.,E12.6/1 
04140 GO 10 70 
04150 65 CA~L FFU~ClvARTCN.VARTF1."U,FBARI 
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04100 C P~INT 52,FSAR 
I
Q!. <:1.Q __ .!iLJJlE.t\!~f..'l..\l'.'. ,'" 5. 6/~1-,.tJ;6ul,-,IWIL-____________ _ 
,OLc.<O XCJ,li-X(J,ll-DELiX(J,ll 
, '~~Z30 ~D Tn ~8 !Q·"_~O __ . 7Z 01) ~4 ....... l~,:-'J'--_____________________ ....,.. __ 
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C"ZhO b~ CO~TrNUE 
,1)'1 ?",,, ._ . ___ !fHlOtU:.,!:..o. .. l.LJi.'L.Ul 7:.:0"-____________ --:-. ------
'C~~~\ CALL P~D~AlIPHI1,~1"lP,Fl,Gl' 
~t\;~~ C\LL R~AD31'SI,psl,rHI1,],]1 
\D~2l~. __ ~,~L~l~. ____________________________ _ 
O~l!CO END 
01,,7.'10 C 
~~)QO .~c ______________________________________________________ _ 
l0r.:no F:.:!:r.nOH er.UCHfrFl,Y,UI D,]~a ClnEMS!ON PHIZI3,31,OZI],ZI,YI],11,U(Z,ll 
.l: ~.~ :.-:: _____ c'.!·"J'.f!N1!'~.l!.Al1L.f...l..l..3.L.3.lJ F2: 3.3), F3{.3..J.3..1.., Gl 13. Z I. GZ« 3. Z I. 
O~;~Q XG313,21 D~J~O C~~~CN/EXipAR;NIT'EP5,TP,El,~CCE 
'I~'~.:( {; _____ !:tu. .... i'IJD:-!AJ [PiLU •. Ol. 1f.l,f'Z .... G.ZJ 
rUel, t':'1~H.Il.·'i'!Z(Z.1).Y(1,11+PH!Z{2,2'·YI2.11 
lD~;nD~ CfTU~H 01~~Q_ ~~U ______________________________________________________ __ 
0.400· C 
0'0"10 C 
,04~;:O _.~S.lJtl~~t.'.TlttL.'.f_VJic..lLQ!iLJ£..l1-~~-U.1.F.LI--------------------. 
~~~lD DrrLNSIDN TE~?1!!.31,TE~PZt3.JI,PHIlI3,31,PMI2{3,31. 
'D., I, t, 'J X r It 13 13 , :I I • 0 ! ( l, 2 I , 0 Z I :3, 2 I • 0:' ( ,;, <: I , P tH ( 3 I 3 I • V I 3 , 3 I • 
kL ..,~e . __ ~,{ElE!iP.l U.L.1...hEl.E.tIP.ZJ3.r.J.l.ti.Lhl.L.XJ 3..r_U.1 U.lZ. .. ..l..lll.Y.f.C.l L3llL--
O~~b: C3"~CN/PARA"/Fl(3aJI.F2(3,31,F3{3.31.GlI3,2),G213,21, 
0',47:; XG313,21· 
,fl ~ 't C Q ___ .--C.O-".l'.rlNI U IP..A?J.Hl1.LHS..r~U.1_~.L1lLJD.£._ -----------
p44nl IF{MCDE.Eo.21 GCITq~ 
io'.",n Tri-IP-TON . ~O l5 b"H\._ ... ___ C ..4LLI'HDMU t!.'HlhOl •. TOlbfLGl1 --------.---.-.-- ----pt ~ 
O~4ab CALL PHDM'T(PHI2.02.T~1.Fl.Gl) ~ 
() 4 " 'I U T 'I Eel I 1 • 1 ) ·01 I 1, 1 I • U I 1, 11 ~ G'l 
,0" 'I'll; . ______ Jv£.C.lli:,.ll-01.l.2, l)·U! I,ll. ... - _. . .-. . .. - _. - -_. Z 
,0""'12 lVEClC3,11-OlI3.1I·Ulltll+Oll3,2)+U{Z,1I > 
jOHQ;' CALL RPlI1ULlF,PHl~,TVEC1I3,3,1l :;1:1 ~ 
L c~ .~~ 
N (X) 
1.0 
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b~,q6 Ff3,II-FI3,ll+DZt3,21.UIZ,lt 
0"~97 GO TC 2 
0~499 1 TFZ-TP-TF1-TON 
0450~ C~lL PHG~ATIP~T1LQ)~'~T~O~N?'I~F~l~,~G~l~I __________________________ _ 
104510 CALL PHOPlATIPHIZ.OZ,Tfl,FZ,G21 
IO~'ZO CALL PHOPlATIPHI3,03,TFz,F3,G31 O~530 CALL RPlPlVlITePlPl,PH~I~3~,~P~H71~Z~,~3~,~3~,~3~1 ______________________ ___ 
0 4 '''0 CALL RPlPlULIPHI,TEPlPl,FHII,3,3,31 
0,,'50 CALL RH~UlIFTePlPI,PH!,X,3,3,11 
04'60 CAll P.M~UL(TEMPZ.1E"'1,01,3.3~,Z~) ________________________ _ 
r;;L10'r ~·fD :: ill p.!-1i1L'-uTEr.Pi";PHI~ if2~ 3, 3, Z I 
,0'051.)0 CAll R~.f.COITEl1rl,1EI'!?Z,TEPlPI,3,21 
~~19 CAll R"~~OIV~~EPlPl,D3J_3'Z~I~~ ____ ~ ____________________ __ 
OlobOO CALL RHPlUlIFTE"P2,V,U,3,Z,ll 
0~610 CALL R~ADO(F,FTEPlPl,FTEPlP2,3,11 
0"620 FIZ~'~l~I-~O~.~ __________________________________________ ___ 
rn
630 2 ~ETURN 
~6i,O END 
~650 C 
010660 C • 
04670 SUBROUTINE GAMPlAT(GA~,TON,TFl,X,U,XPlUI 
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0"730 VARTON-TON 
0~740 VAP.TFI-TFl 
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~4760 OELTFI-XPlU.TFl 
10770 O§LU-XPlU.ABS(Ull,lll 
04780 CALL FFUNCIVA~R~1~C~N~'~V~A~R~T~F~1~'~X~,~U~,~F~8~A~R~0~1~---------------------
C47QO UII,ll-U(l,II.DElU 
O~BOO IT-O 
mBIO SCI-ZETAIVAP.TON,X,UI Ioezo 67 DZETA-IZETA(VARTCN+OElTON,X,U. l-sell/DElrON "830 IT-IT.l O~ 84-0 VAR 16J;v·iRTQN-SC 1 ,-6tTT"A---· .-
04e~0 SCI-ZETA(VARrO~,x,UI 
04e60 IF{ASSISC1'.lT.~PSI Gr. TO b4 
(i7;870----IFlii:-Cr~Nffj-GO--Tin;7--·-- --.-... -. 
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[~~t~-----'All. SI~TEPIY:PHI1.X.Ol.UI 0 .. 930 IT-O. 0"9"0 IF("OOt.!O.l) GO 10 65 Q.'I. 9}!L B 1" s .... UOWlAlif...l.a..h1JI .... ' __________ . 
049bO . 63 08.lB~ATtH(VARTF1.OelTF1,Y.U)-al)/OElTrl 
04970 lI-1T.1 
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O~Z10 31 82_ar.ATCH(TF1.0ELIF1.y,C) 
~5zeo oer~TCH~(~Z-811/0~Llfl 
~52qo TFl·TF1-S1/n3~ATCH 
r~300 el.9r.A1CHI1Fl.y,~1 
r' . 
1~. __ l_F !l.llt~ll~.n . ..I!.U.-G~~~.: n 
0~320 IT-IT.l 
05330 IFCIT.lT.NIT) GO TO 31 
053400 PRINT 33. IT.TFl,81 . __ . ___ ._. ____ ....... _._ ..... . 
05350 33 FO~"ATC."AX. ITERATION ON IT-.,l1,.IF1-.,E1~.6 •• 81- •• E15. 
05360 TFl-SORTIZ •• XlO.TP.PO.CUCl.11-UIZ,111/IUI1.1).U(Z,1) •• 211 
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05390 C ZC2.11.0. 
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05 .... 0 RETURN 
05450 EtiO 
05"55 C 
05"'6 C 
05"60 FUNCTION X"ATCHCTON.el.ER' 
05"70 OI"EtiSJON PHIP(3.3"PHIF(3,lJ,.HINC3,31,OFC3,Z"ONC3.Z1, 
05"80 X T~"P1IZ,Z"XI31,Y(3"TVEC1'31 . 
05"90 CO""0~/PARl"/FIC3,1I,FZ(3p31.FjC3,l"Gl'3,Z),G2tl,Z',. 
05"95 X G3C3,2) 
5'00 to""ON/(XT,lR/NIT,E'$,T"ET.r.COE . 
5510 TFI-TP-TOH . 
5520 CAll PHO~ATIPHIP.OF.T.,Fl.GI) 
05530 tALL PHD~AIIPHIF,CF'T~F~l~.~F~I~.oG'~l-'-------------------------
055"0 CAll PHCMAIIPHIN,ON,TC~,fl,G11 
05550 00 12 1-1.2 
~55bO 00 11 J-l,2 
5570 11 TE,.PIII.J)·-'HIP(I,JI 
~580 12 TEIIPICI,II-l.+TfIlPICI,I, , 
O~'90 On-Tfr\Pl (l,l).T eP'Pliz.TI-=TE"PI (Z; l·f.TE~iTI;·z-) ------ .. 
05600 IFIAIISIOfTI.lT.l.E-BI GC TO 100 
Q~~19. __ .... _.Ty~C1 n)· P1"II F.U • ..!.) ·D~ I ~ •. ll+P~lF Ill,Z) ~DN I c. 11 _ 
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APPENDIX· F 
MODELING QF SWITCHING REGULATOR POWER STAGES 
WITH & WITHOUT ZERO-iNDUCTOR-CURRENT DWELL TIME 
F. C. LEE Y. YU 
TRW Defense ~ Space Systems 
One Space Park-Bldg. 82/2367 
Redondo Beach. California 
andl 
J. E. l'RINER 
NASA Lellli:; Research Center 
Cleveland. Ohio 
ABSTRACT 
State s:Jace techniques are employed to derive 
accurate models far buck, boost, and buck/boost 
converter po:;,'er sta~es operat~ng v/ith and ~Ii~hout 
zero-indJctor-current d\'/ell tlme. A generallzed 
procedure Is develo:ed ~hich treats the c?ntinuous-
i nductar-current mods \'/1 thout the dwe 11 tl me as 
a s;:)scial case of the discontinuous-current mode 
\',he., i:he dl'lell time vanishes. An abrupt change 
d system behavior including a reduction of the 
svstem order ~Jhen the dlvell time appears is sho'>ln 
both analytically and experimentally. 
1. INTRODUCTION. 
Modeling and analysis of the three basic dc-dc 
converter power stages, as shown in Fig. 1, has 
d{t) 
DRIGINAI! PAGE IS 
DE fOOR QUALITY: 
V~I l o Vo on 1c 
-
I BUCK S ~ 
Il l>c 
l tt VI 0 ooa 1s ot c 0"0 \- I RC 
BOQST 
v, 
'?T" Ip -- flp • II • '~0s l ~c BUCK/BOOST fS 
TlM( CC.~TROL 
been achieved throug!l fl'equency-domain averaging 
approaches. [1-5] HOIvever, they have been limited 
to analyzing a steady-state continuous operation 
where the j.1i~F of the outout filter inductor never 
vanishes, as illustrated in Fig. 2(;,). Such an 
operation can be represented by a cyclic change of 
bolO power-stage topologi es ;1i thi n each switchi ng 
cycle; one for the on-time interval I'lhile the other 
for the off-time interval of the pOloJer switch. 
HO\~ever, either by design intent or through light 
load operation, a steady-state cycle invariably 
contains an interval during which the inductor MMF 
vanishes, as shown in Fig. 2(B). This interval 
begins I~hen the descsnding ~1~1F reaches zero 
Fig.] Dc-dc energy storage converter with three 
basic power stage configuraticns. 
during the off time of the power switch, and ends 
When the power switch is turned on to initiate the 
next on-time intel'val. During this zero-inductor-
current d~/ell time, the to:Jology of the pm'ler stage 
consists only of the filter capacitor and the load, 
which is different fl'om both the on-time intel'val 
of ascending W·IF and the off-time interval of 
descending ~1f'IF. The addition of such a dwell time 
thus renders the afore-referenced analytical ap-
proaches powerless. 
lriOUCIOR~ flHf 
(Al 
~~;~~ ON, I ~~OOt OFF TFI=l POWE? Sw I Ttll OfF. orOOE 011 
r'"--
.. t 
IN~;TORt /'-. 
(D) ~--_/"~'-___ "'''''l 
~ TONl TFl -f--Tf2 j P~ER POWE~ SWITCH OFF. SWITCH ON. DIODE OFF OIOOE ON I DIODE OFF 
Fig.2(A) and (B) Continuous and discontinuous 
; nductor current M~IF. 
It is cOlMlonly knOl"!n that there are signific- design philosophies under' certain conditions. have 
ant differences in switching-regulator performances never been investigated for lack of a discontinuous-
with continuous- and discontinuous-inductor current current power stage model. 
operati ons •. Certa in abrupt changes often can be Recent ly. Projoux et a 1. [6.7] has presented 
observed in the breadboard performance when the an approach capable of describing accurately cer-
inductor current leaves the continuous mode and tain nonlinear system under periodical structural 
enters into the discontinuous mode. For example. changes by a linearized discrete time domain roodel. 
step transient response may change from oscillatory and has applied such a technique to a boost con-
to well damped, and the audio susceptibility is verter operating I~ith zero-inductor current dwell 
generally improved. r40re significantly, the sta- time. The present paper extends the analysis to 
bil ity nature of the system can be changed from an a 11 three types of converters: buck, boos t, and 
unstable system to a stable one. Such important buck/boost. operating with and loJi thout such (; 
phenomena, which may ver~ well affect converter dwell tin~. The duty-cycle-to-output-voltage 
*""5 work was perfonned under NASA Contract NAS3-19690,"Modellng and Analysls of power Processing 
Sys terns," by TRW Defense & Space Systems, Redondo Beach. CA. for NASA Lewi s Research Center. 
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TABLE I Matrices F's and GiS for state variable representations of the three converters. 
BUCK 
discrete time domain models are derived in closed forms, whi ch descri be conve rters i!bout thei r 
equilibriw; state exactly. These discrete models 
are then transformed into frequency domain trans-fer functions representing the small signal low frequency characteristics of the converter up to 
one half of the s\~itching frequency. A generalized procedure is developed in this paper which not only 
a110ids laborious derivations for each converter but <1.lso treats the continuous current mode without the dwell time as a special case of the discontinuous 
current mode when the dwe 11 tfme van i shes. 
The mathematical models derived from this uni-fied approach thus serves as an icleal bqsis for' 
compar1tive studies between the two operating modes 
with and without the dwell time. 'The qforemen-
. tioned pronounced changes of performance character-istics observed when the inductor current leaves the· continuous mode and enters into the discontin-uous Qode are manifested by an abrupt reduction of system order both analytically and experimentally. 
2. DEVELOPMENT OF POWER STAGE MODELS-A GENERAL PROCEDURE 
Consider the small signal behavior of the con-
verter about its equilibrium state is linear: When the converter is subjected to a small dlsturb-
ance, the duty-cycle signal d(t) is modified as d(t)+lId(t), shown as Fig .. 3. ~uch a pert~rbed duty-cycle signal can be ldeallzed as an lmpulse train when the perturbation is vanishing ~mall. A linearized discrete impulse response WhlCh 
characterizes the small signal behavior of the power stage about its equilibrium state can be 
obtained if the perturbation of the output voltage, subjected to a small duty-cycle disturbance at the 
·k th switching cycle can be computed after n 
cyCTes of propagation. This co~cept can.be elab-
orated by Fig. 4 and the followlng equatlon. 
lIVO(tk+n) A lit :: g(nTp) 
k 
Ad(t) 1 
(6) n 
Fig.3(A) The duty-cycle signal at steady state d(t) 
and after small perturbation d(t)+ d(t). (B) The perturbed duty cycle d(t). 
LINEARIZED DISCRETE 
IMPULSE RESPONSE 
FUNCTION g(nT) 
Fig.4 Linearized discrete power stage models. 
where lItk is a small duty cycle disturbance at the kth switching cycle and lI\b(tk+ ) is the resulITng output voltage variation art the (k+n)!h. 
cycle. The sampling rate is equal to the s\~itch­ing frequency l/Tp. Through mathematical manip-
ul ati on, the di screte impulse response g(n T p) can be expressed in the closed form as a function of 
nT , the power stage parameters, and the steady-st~te operating conditions. For convenience, the 
converter operations with and without ze~o inductor-
current dwell time are referred to in the text as MODE 2 OPERATION and MODE 1 OPERATION, respectively. 
2.1 State Space Representations 
The switching regulator power stage, during one 
cycle of operation, can be represented by three piecewise linear vector diffential equations: 
.8.= Fl ~+ Gl!L during TFl C2) ! = F2 ! + G2.!:!. during TF2 (3) 
k = F3 ~ + G3!L during TON (4) 
------------
-- ---
J 
.1 
J 
" 
I· 
r 
t 
I 
. l 
I 
.. ~"' ~- .. "~.~- ~ "-----.. ,,~.-~---
where Q. = VI' 
The time intervals r ,T ,and T are defined in Fig. 2. The inductorF~ur~€nt and ~Ne capacitor 
voltage, X '" [i , v ]T are chosen as two state 
variables-for bbck ~nd boost converters. For the buck/boost convertgr, however. the current through 
either the primary winding or the secondary wind-ing of the inductor ;s not continuous. The magnet~ ic flux rf> instead of inductor current is chosen 
as one state variable. The F's and GiS matrices for each converter are presented in Table I. It 
should be noted that, for Mode 1 operation. the 
time interval TF2 does not exist. Therefore, the 
vector differential equation (3) can be neglected. 
2.2 Linearized Discrete Impulse Response 
Consider the folloWing duty cycle signal 
j 1 during TON 
d(t) '" 10 otherwise 
whose leading edge of TON ;s al\~ays initiated by 
a clock signal. When the converter is subjected to a small duty~cycle disturbance, the pro~agation 
of the perturbed state can be illustrated in Fig. 5. The steady state with a superscript 11011 ;s 
shown as the Solid curve, \~hile the perturbed 
state with a superscript U*" is represented by the dotted curve. For a small duty-cycle perturbation 
at k!b. cycle from tk to tt, the perturbed state 
after one cycle of propagation is expressed as !*(tk+l ). The trajectories for tile perturbed state during each piecewise linear region can be repre· 
sented by the following state transition equations (5-7) ~Ihich are the solutions for the vector differential equations (2-4). 
to 
!*{ tkl )=<1>1 (tk l-tt) !*( tk)+$l (tkl ) f kl <I> l( -s )dsGl!:!.. 
tk (5) 
tk2 
!-I.{ t k2 )= <1>2 ( t k2 -tkl ) !*( tkl )+$2 (tk2 ) f <1>2 ( .s )dsG2!:!.. 
ttl (6) 
I*(tk+l)=<I>3(tk+l-tk2)!*(tk2) 
to 
N3(tk+l ) f k+l <1>3 ( -sldsG3Q (7) 
tk2 
where <l>i I S are the state transiti on matri ces deJr'i ned 
as 
<l>i(T) ~ liT' i = 1,2,3. 
Since the clock signal initiates the turll··on time. 
the time instant tk2 is equal to tk2 in equation(?). 
The corresponding discrete impulse response for each switching pO~ler stage represented by (1) 
can be obtained by perfonning the following vector di fferenti ati on 
(8) 
"\ 
I 
I 
I 
I 
I' ~ 
I 
I 
I 
I 
I 
X. t.~· I 
- ( kf. )., !.·Ct 1·) 
.,_ _ .......... ,: k 
TF2° - ....... -TON• __ ~~ ______ ~~
 ______ .~' ______ -L __ • 
Fig.5 State trajectories for steady state (solid 
curve) and perturbed state (dotted curve) 
Since the output voltage of the converter can be 
expressed as Vo"C!, where C is a constant row 
matrix. ApplYlng Chain Rule, one can express (8) by the follo\~ing recurrence relation 
dK*(tk+l ) dK*(tk) 
d~*(tk) -at~ 
(9) 
- - - for ~lode 2 Operati on 
d~(tk+l) dl*(tkl) 
== C1!*fr:V d!*{ tp (11 ) 
- - - for Mode 1 Operation 
It ;s proved in the APPENDIX A for all three 
convertet's that 
dl.*( t k+ 1 ) Ii dX*{t O) - <I>(Tp) 
- k ~J <1>1 (TF1) 
i 
- - - Mode 2 (12~/ 
l' 
/ 
" <l>3(TON )<l>l(Th)- - .. Mode 1 ,«'b) 
dX*(tO) / 
and (itt k ~!3 '" (F3-Fl)l.°(tk)+(S3-Gl)!:!.. / (It'r) 
- I' Whel'e KO(t k) is the state at the instant o/f sampl-ing and ;s defined as [I~, VcJ for buck ~4id boost 
converters and [<PM vcJT for buck/boost I'"onverter. 
It should be not~d that, for boost and/buck/boost. 
converters, the output voltage V has:a jump at 
the instant of sampling, since tRe c6rrent throuqh 
the ESR Rc of the output filter canacitcr is dis:' 
conti nuous at the samp 1 i ng instant: Therefore the 
sampling instants need to be carefully defined: In the present analysis. the san';Ples are selected 
after the jump, Vo(tk) = Vo(tk+). such that the 
effect of ESR to the jump ;s included in the model. 
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TABLE II State transition matrices corresponding to the three time intervals: TON,TFl and TF2 : ~ 11(TFl) IZ(TFZ ) t 3(T(lj) 
["" '" .1 ~ :,,,Tn] r'" '" 1 e-aTPl -",- sin~Tfl+coswTfl -wslnwTFl -.,- sln",T(lj+coswTON .,sinwTON ~ e-aT(lj u " f21 aH22 f <I+f22 '" :1 sin Too "sfnwTF1 -w- slnwTFl+coS",TF1.. -w- slnwToo+coswTON_ +> 
Saini! as f2(TF2} [: 0 J ~ Salll! as t1{Tfl ) of Buck Converter /2ZTON ,g of Buck Converter .... ., 
Salll! as ~2(TF2) 
". '" S·..o= ~~ ~l(TF1) of Buck Converter 
Salll! as P(TON , of Boost Converter 
!!: & 
'" '" 
of Buck Converter 
Where II t - (fJl+fz2)t2, ",2 ~ fllf2Z-f12f21-(fll+fzz)2/4 
TABLE III Linearizel1 state transition matrices. 
--~-
MODE 1 
MODE 2 fll ~1~ 
e-aTp [~Il ~12J ~(Tp) ~ e-aTp . in (T p) ~(Tp) ~ ~n(Tp) ., L~21 '22 ~21 *22 
a = -flt + (f22+~)(TO~tTFl IlTp a = a 
~+fll _ f12 21 . 
41] = -",- sin4>Tp+cosu:Tp 
~1l - -:;z- sln",TONsin..,TF1 
f12 . 1+f22 . ~" "J f12 . "" e ~anTp (<PII + 4£2 )n-l ~12 = ~n(Tp) = ~(nTp) w ~2 = -;,;-SlO"TON(-.. -SlO4>TFl +coswTFl ) -,;;- slnwTp ::>. "" _ ,<:(+f22 f21 ' f21 . $21 - ,-. ~,;- siO.,TOltcos.TON) -:;- sln",TF1 J21 12 t2l = -;,;- sln.,Tp ~+fl2 ' ?22 = (-,.- sln .. TON+cos,.TON ) . ¢22 = a+f22 -w- sinwTptcos"'Tp , 
o+f 22 . (-c,- slnwTF1+cos..:TFl ) 
a =. 
,,'fFl/Tp 
a = -f22+{f22+~)TF1/Tp 
*11 = 0 fo :J ~ll =. ~Itfll ., , -;::,.-Sln", TF1+r.osw Tfl I- e-anTp f12 . , VI ~l2 =. a in(Tp) =. ~ (nTp ) 0 ~12 = -;;;0 Sln", TFl 0 L$21 $~2l co f21 . f ~21 =. -;,;- slnwTn 
~21 =. ..1l sin",'T 
_ :I+f22 . 
OJ' Fl 922 - -w- sln",TF1+coswTFl 
a' ,.f22,b'., , $22 = -w,~sln", TF1+cos", Tf] 
Same as Boos t 
t1~ Same as Boost Converter 
Sane as Boost Converter 
::>0 
Same a s Boos t Can ve rte r 
Converter 
"''''' 
. Where 0' ~ Tfl/TP' a I = (-f1l -fn /D' )/2. '" 12~ fll f22/D' -f12 f21 -(fll+f22/D' )2/4 .-
Substituting (12-14) 
d!*(tk+n) 
dt* k 
into (9), one can obtain 
(15 ) 
The state transition matrices, ~1(TF1)' ~2(TF2)' and ~3(TON) are· presented in Table II. The derivations for these state transition matrices are striaght forward and are neglected in the text. The explicit representations for $(T~) and ~n(Tp) associated with each converter are glven in Table Ill. The derivations for $nCTpl are presen-'ted in APPENDIX B. 
The linearized discrete impulse response is obtained by substituting (15) into (8) 
--- -~ - ----- ---
(16 ) 
Table IV shows the discrete impulse response for each converter at each operation mode. It should be noted that the derivations for the discrete impulse response is based on a constant frequency duty cycle control. However, the result is equal-ly applicable to other types o'f control, such as constant TON and constant TOFF ' This;s because the sWitching frequency in the steady state oper-ation can be considered constant as long as the disturbance is small. 
The steady state time intervals TON' Tr1 , TF2 for constant ON, constant OFF and constant fre-quency duty-cycle control are derived in Ref. 9. 
-------
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TABLE IV Linearized discrete impulse response 
f-
Vl 
o 
~ 
.... f-
><Vl 
uo 
::>0 
"'''' 
Mode 2 Mode 1 
c~ (nT p )8 
c§ (nTp )B 
TABLE V Continuous impulse response- time domain and frequency domain. 
MODE 2 
.HOO£ 1 
TIME OOMAIN FREQUENCY DOMAIN TIME OOMAIN FREQUENCY OOMAIN 
Gp get) • e-at(Klsin~t+~coswt) 1 +L I""ulse Response get) • Ge-a't G(S) .1. g(t) • i+1:: G • G wa (S) p 1 + $ + $2 
~~ 
-Rcsjn~TONsjnwT F1+oil7l:' cos(wTON-e)st~T Fl 
G 
· r VI 
-sinwTQNs inwl F1+ cas {;,TQN-e)cas(wl Fl-ei Gp . G/a' 
a' = i:-r: [1+1 (-1+ eRR) TON+TFI ] • 1 In{:? I >l ~p = a' 
u L ! r.CL -.p- rp w [C" iil 
[-slnwToNsjn"TF1+coS(~TON-G) cos (~TFl - 0) ] I 
T sl ... T Gp = G;a I G • 'IV [(1+ ON) 1 Fl - rr T ] 
I iFJ ,l[Ccas(~lFl-e) LON, 
In 
~ , y [~e TFI 1 V a = IT 1+ -l+[lleRL) In]- y:-ln [- cas(wTn-G)] ~ . a' L P P w,I[C 
NS TON 1 stnwTF1 Gp . G/a' G • Rp yVI [ (1~)r'CC cas(wTF1-e) - * TON] ... ~ 
0 S 
'" TFl 1 c...:L-,~ a' = n [1+~-1+ t- RCRL) Tn]- y:-ln[ cas(wTFl-O)] iil L S P P ~~ 
Whlre e t tan -1 a ~ 22 , LS t uAN~/.l • Y • R>Rc 
2.3 Continuous Models-Time Domain clnd 
Frequency Domaln 
wp . 
The linearized discrete impulse response 
g(IITp ) developed in the previous section charact-
erizas the small signal behavior of the converter 
exactly but only at discrete sampling instant. 
.' 
If one is willing to neglect the detail waveforms 
between samples and study the long range trend of 
the converter, an equivalent continuous linear im-
pulse response g(t) can be obtained simply by sub-
stituting t=nTp into the expression for g(nTp ) in Table V. [6.8] It is important to note that the 
discrete-to-continuous transformation is meaning-
ful only if the system response is much slower then 
the sampling rate. Otherwise. a significant phase 
delay can be introduced. Such a transformation 
~p 
l' RC RC'C Gp • VI 
Kl • w tt [1 + 21ll- -n- ]V I 
wa = ~ RcV 
K2 = T VI ~o=~ 
Q • 1 1 
"0 RCC + ~7RL 
IIJ = w'D' VI 
Gp = ij'iT 
1 2 RC C • 
yL ° Ree_1 Kl = I:i' tc- [(1 + ~ - K RC )Va wa • p( - If.1l17 - 2" T P + 1)1' ) 
L RC L 
+ Y(~+r)IH] tIIo = ffi 0' 
ReY • P 0' K2 = TVa - f 1M Q = 
wa RC~ t [7RLO' 
w = wlDI G NS VI 
l' Re eRC' 
p • n;]j1T 
Kl = W"tsc- [(1 + ~- '2I5) yLSO ° ReC -1 
"a =P(-lflO".-r - 2"Tp +-w) 
NS RC 1 (Va+/r. VI )+ y( 2L. + 21r."O"l:'l NstM] wo':' ~Di P S L 
RCY NS '12 S ~ = r. (Va + N:" VI) - r:r NstH Q - P 0' S P S 
- ~ Ree + [S7RLD' 
Re 
Where ° ~ TON/Tp • 0' Q TFlITp • 0 = '1(1 + If.1l" ) L 
is made plausible.in the present'analysis by the 
fact that every converter power stage inherently 
has a low-pass LC fi~ter which largely attenuates 
the high frequency switching ripple; the natural 
resonant frequency of the output fil ter is usually 
designed to be 1/1~ to 1/20 of the switching fre-
quency to achieve ~ood output voltage regulation. 
The continuous linear impulse response g(t) 
so derived represents small signal low frequency 
characteristics of the converter up to one-half 
of the switching frequency. 
The continuous impulse re~ponse functions g(t) 
and their corresponding frequency domain transfer 
functions G(S) are presented in Table V for both 
Mode 2 and Mode 1 Operations. The relations 
given in Table VI ,are empl~y~d to derive the final 
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TABLE Vl Equations for inductor current(boost 
,converter). magneti c fl ux(buck/boost; converter) j 
and output voltagr,,- at ~~;_~~nl~~"~~~~~:~.a.~~t. 
Modo 1 
BOOST 
IH • n~Jr. v1 I ko Tp VI L 
Vo • VI,D' 
expressions for g(t) and G(S) in terms of known 
ci rcui t parall1etet·s and tile input voltage, It 
should be noted that the tt'ansfer functions fOl' 
Mode 1 Operation are presented in the sane form 
as those developed using avet'aging techniques 
sho\~n in Ta.ble 1 of Ref. 1, so that comparisons 
bet,veen cot'\"espondi ng models can be made conven-
iently later in the papet', 
3. DISCUSSIONS 
3.1 Node] lnterpretations 
The discrete time domain modeling technique 
described in the previous sections provides a 
un; form approach which covers both ~lode 1 and Node 
2 Operations. Employing this uniform technique. 
the mathematical models derived for both ~Iode 1 
and ~Iode 2 therefore pt'ovide an idea1 basis fat' 
comparitive studies. Conclusions of Significant 
impot'tance are drawn including the following; 
• All three converter power stages behave 
as first-order systems in Mode 2, as 
contrary to second ol'deY' systems ill Node 
1. An abrupt transi ti on of the tNnsfer 
chat'actedstic is shmvn when the inductot' 
~'~IF emerges ft'om ~Iode 1 to ~lode 2 or vise 
versa. 
• In Node 2, the gain and the cot'nel' fre-
quency are bo th functi ons ()f the input 
voltage, the load. all power stage pat'a-
meters, the sl'/itchi ng frequency. and the 
tine intel'vals TON and. TF,,; while in ~lode l~ the gain is only re~ated to the input 
voltage VI and the duty cycle ratio 0' 
~ i FlIT P and the cornel" fl'equency is dom-
inated by the output filter LC and the 
duty cycle ratio 0 ' . 
• The transfer functions for boost convertet' 
and buck/boost cOllVel'ter 1n Mode 1 contain 
a right-haH-plane zero(wa),if the fo1101,/-
ing inequalities are satisfied 
L 0 RL Ree (~+ f Tp) R:+J{,; :> '"'"0'" for boost (17) 
L L C converter 
LSD 0 RL ReC 
(If.1i17 + 2" Tp) ~:> D' for buck/boost (18) 
L L C converter 
The above inequalities al'a often satisfied 
in Mode 1 design. ihe positive zero \'1ill 
provi de an additi ona 1 90,'" phas~ 1 ag. It 
is interesting to note that the positive 
zel'o is a function of the switching period 
Tp[7]. The longer the switching period the 
smaller the positive zet·o -w
a
; therefol'e, 
the effect of the additional phase lag 
beg; ns at 10wPr corner frequency. [7] 
ihe above conclusions al'e only general remarks. 
Additi ona 1 i nsi ghts to the models wi 11 be pt'ovi ded 
in the follo\ving section \vhere analysis and test 
t'esults of a single-loop controlled buck converter 
opera~ing at both Node 1 and ~lode 2 are presented. 
3.2 ~lode 1 Improvellents 
The frequency domain transfel' functions for 
Node 1 Operation in the present analysis are com-
pal'ed with those developed using avel'aging tech-
nique by Hester et al.. 'fable 1 of Ref. 1, \vith 
the following important conclusions. It should be 
noted that the si ngl e IVi nd; ng buck/boost conVet'tel' 
presented in [lJ is a special case of the tlVO 
winding buck/bocst when Np ~ NS' 
• The transfer fUllctions for the buck con-
vertet' derived from both analyses are 
identical, 
• The powet' stage gain Gp and the natural • 
resonant fl'equency Wo of boost and buck/ 
boost ar'e about the sillue as those derived 
using averaging technique. The Q factors 
are smal1el' than those of the correspond-
i ng a verage mode 1 5, 
• The transfer functions for boost and buck/ 
boost have one positive zero and one nega-
tive zero 1n avet'age models but only has 
one conditional posi tive zero in the pres-
ent models, 
• TI'li! positive zel'o fot' boost and buck/boost 
convet'ters is d. function of the sl~itching 
frequency, Hhile its counterpart is inde-
pendent of the switching ft'equency 
Fot' convenience. the transfer function of the 
boost convet'ter derived from avet'aging technique 
is presented ill the follOl~ing: 
(HL) (1- L) 
G(5) = Gp Wz ~a 
1+ 1 L+ ~ tr Wo Wo 
where D'lR 
1 II'R L) -1 _ L Q = -:-\" r+ Tf.l)1"Z" lol - -C-lola l. 'a 
_ 1 
OlZ - GTe' 
C 
O'~R 
'1 •• 1 L Wo - rc RL+RC and 
(19) 
Fot' compat';son. the gain and phase plots of d 
boost COI1Vel'ter derived from both the averaging 
technique and the present analysis are sketched 
in Fig, 6. The follOlving numerical va1ues al'e 
used: 
Tp'" 10-4 sees, L = 6mH, C'" 4l.7\lf. RL = 6011, 
Re '" 10, VI = GOV, Vo = 30V. 
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rig.6 Fl'cquUl\cy ,'\lspansl) fOl' the boost COIWcH'ter 
\lowe)' stugtl f)'OI\\ the presClnt ~\\h\1ys'\s (sQlid 
CUI'VOS) l\\1L1 from tho uval'i.\gCl 11Iodt: 1 (dotted ClII'VL!S) 
Ex\~e'11t'rlt. tigl'oellll1nts ,WQ shl)I~1\ bLYllvcel1 1'~\:;\ll ts of 
these two ,tIltl1yti eil 1 ,\ppl'ou('hus in tht? 1 (II\' frQ~ 
qut'ncy l'i\n9t~! QXL:\1pt ,\ highuI' Y'I.'!sonMt 
p.l'uk i5 shown in the ,m\NHC mad01. (3] The dlf-ie\"cn~~('s l)f thllSl) tWt\ lI\od,'ls l1l1(~on\Q sigllif1t~l\nt: 
Whlll1 the ftcquon('y i;; HI'll,\tl'I' th,lI) 1 kHq tht; a\'el'il\ll~ nlll~el hi.1:> lal'~li'I' g,l1n .md pIH'\S(~ \\l\~1l(). TI1i~ 15 PI'11111\1'11.'1 due to tht~ sOlll\.'!whi\t different 
e'ffl'ct., ,yf the i~\1~,,\dtm' L$R ,\S l"l'<;lIHs ()f thl' two dHfCI'~nt lllodQlill\ltechn'hltll's. t\illl~H)ring (19) \~ith 
the ~t)\TQ;,pondln!1 tl'\\nsfl.'l' function ill 1',)blo V, u ~tl'ollger cont)'ibutiol\ tif ESR to the phase h~ud 
IS shown in tM ,1WI'\\\jU mi,)d(~1 due to tho uddithHl~ 
:" sc(:ol1d-~wde)' tOl'll), -S:!("iI"'l), in thl\ ll11ll1t;))',\COI', 
rhis ll\\\y vu\'y \~ell l~J.:pl\l'n till.'! \'CpOI'ted dist:I'Op· ,\l1~ be lWlhHl uve\,;l~i 11\1 npdo ls ,1nd n~\\sll\'elll€ln t. dutn 
lit l1i\lh fl'equl'I\CY. Tuke f'i\l. 17 tlf Hef, 1 liS ,In 
Ul((1mp 1 e, thl1 meuSlIl'l'lllllmt d\lti.1 $h~)\~s u les$ qui 1\ lind 
a SI1);.\1\I1\' Rhasu unglu buqinning ,It about 1110 of 
till! sl~itdd 1\9 fl'O'l\)Ui1\:\'.' • 
,I, Vl;RlFICi\TIONS 
II. bllck COl\VlH'tl'l', repI'(I~H~1\ cl'd by the block 
eli "Hrtlll1 in Fi tj. 1 \ lVuS des i qm~d to 1.1PtH'\ltl' i" th0 t~ontinll~)\l!) CUI'Nllt ll\QdQl undl'l' llt)i'11lul-co-hQavy 
lOud condHhms and in tlH! discontl@()\IS c;uITOlyt 
l11vdc nt. llnht h),HL Tllll .;m;.\l1 Slqnul block (Ii\\~ 
g)'M) afthe CQnveI't:QI' is sl1\)lvl\ uS riq. 7. The 
t'ompens,\Lion m~tl~Q\'k is " h~.;.\d~1l\g circuit having th~' fa 11 Qwi \\\1 knQ\~n t, )'(\\1S f~11' ch\l Nete )'i s tl c, 
,... 19';\," 11:,I,g~O=<·'11~~JZ~.i::,~, (20) \.'Ie '" v.J 11'/\.1,3 '~f/,ji,;\Jw 
Tllll PtthH~lvidth IIK1(iulntor uS shown in Fig. 8, 
compares thC! un'I,)\' $ignul V Jt) with a flx(>d t'ulllf\ 
A(t), ~ 
A{ t) " Af)(t~nTrJ, nTp :", t ", (11+1 )Tp (21) 
\~he t'e At:) ., ti. :!5x 10 il V I~ hi the slope of tho ralUP. 
The output (If the P\~N is \\ lilylty tHllse tt'i.dn j Ivith 
'its pU'\SQ dUl'l\t;Ql\ gove)'l\t1d by (22). 
d(t) a 1 
o 
1 
U(tlU : ILi I 
\'ti ~-t~~--g-,,, 
rig.a Havefol'ms for the pulsl;Wl'ldth lI\Oliu\ntol'. 
'fhn desc.rH)inil function of the I'H~\ \V{},$ dnl'iwu in 
Ref, ~i the gil'ln of PHN is "imply 
l,.c ,1. (~;$) 
~\ Vp 
{1ul1 to the c.in~uit imphlll1untati\)l\ tht~n~ is l\ 
flllS de 1 tly f)'OIll tht1 S i 9tH\ 1 d (t) to the ;)\)~vm' s\vitch. 
FQ)' t;\)nvt~n;encQ this limo lIt'l".\' 1" im:luded in t.lll' P\~N functionnl bloc:k in Fi\1. 7, Tho t,I'''nsfL~r flm~:t i all l)f tho PHN is tlH.1n1 foro l'e~)I'~SQl\tt)d uS 
.' .. 1 .J,n'l «'4) \JH .' A~''''r'' l~ , 
Q P 
The d )'cuit IhlNmQtt'rs used fOI' the plMQ\' stane 
(\)'0 1ist~d~ L" lmH, C " i\55nf. RS " ll.l1:1ih~, 
R
t 
" 1501:, l'p :, SUIIS, VI" '\lW. un Vo " ::!lW, 
Fi g. 9 shn\vs thl' f\'uqllt'ney )'OSpllnso of tht.' ~1\lwel' stage ta\l\'~IH~I' Ivith tha P\~~\ in Hodii' 2 Opt'N-
t.ion. Rt~sulc:> fNlII both un(\'lysls and lIlQ,\:;Ul't'l\\ont 
arc pNsentud \vitll Qxcelhmt cOl'\'ti!lation. Fo)' 
cumparison, tl\\1 (ll1n'lyticnl 9u111 unci plh'Sl~ of l\{1 
for Nodo 1, Ivhon RI. ' fi.li7~:, is aJso pI'QSt'ntud' 
in rig. 9 (IS dottpo-lil\(l C:UI'V0S, It is (lvident 
tlh\t the C01werLOI' bolhWQS uS U fi 1'$ t"ot'dQ\' system 
in IllOtlO :! in cnnt\'n\'y to (I s(lc:ond~O\'del' systL~l\l in 
modo \, In mode (;, s1 nee the p.1)(Iso 1 au lyf G Gis 
at 1l\OS t 90~ unci th~' COI'nel' fl'oquoncy i s llSlh\~'lY 
lo\v\ on'\y u 9uin compunstlcion{ an UlTOl' amplific\') 
is needed to 111\111'OVO the tl'l\nsi t:mt 1'()SP0I1SQ (lnd to 
ensU\'Q the loop "ttlui1ity. The imp)'OVOl\\eiYC of 
tludi ('lSllSCepcibil ity of the convol'ter in mode 2 is 
due to tim fact that the tNnsf('I' function of tlw 
pmvQI' stuge! s only f~ I'St OI'd(')I' \~ith 11M cornel" 
f\'CQ\l('\WY !l nd no {)('(I kl \19 Qffoct, 
ltMs bt1l'Hl llk\d\\ uvident in the unalysis thnt 
an t\bl'upt redudion (~f systum QI'UUr (a jump phen-
on\Q\1on) 'Is shown I~hlln the induc.tor' ~1~1F omenles 
from ~lode 1 to Node 2 01' vise versa. This wi.\S 
vl:!t'ifled by ll1i:h\slI1'ing the opcm-loop ~:l'ossover fn~qlluncy of tho conVtll'tl}l' when thu land is 9t'\ld-
uu11y reduced. Thu crosSOVOI' frequency, uS s!lOlvn 
in Tuble V!l, \'Q\\\uins U\~c.hi.\n9e.d (IS long as the 
conVOl'tol' 15 opor'dting HI NodI:! 1. \~hon tin' loud 
;s l'udLiced to npproxitimttlly 90 to 100 ohms, the 
01UGTNAL ' •. QE DOO ,'"l.v.ts 1~ 
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converter beg; ns to opel'ate in between ~lode 1 and Node 2 ;;ffected by the di s turbance of the sma 11 injectc!d signals fo\' measurement t)lI\'pose. A very significant teduction of the Cl'QSSOver frequency cal) be seen when the load is 1 ightet' than no ohms. rut,ther il1C)'eaS1n9 RL only results in a gradual reducti on of the Cl'ossovel' frequency. In ~lode 2 operation, the gain Gp and the cornet~ fl'equency t~p of the trallsfet' function afe plotted in Fig. 10(A-F) as a function of cil'cult par il
-
meters Land C, the s\~i tching frequency fp,the load RL, the input voltage V I' and the output vo 1 tage Va. l'espectively. Fot' decreasing L, Gp increases but (UP remains essentially constant; the magnit~lde of L only affects the gain but not the phase. For decl'easing C, \UP increases but Gp remains cons tant; the effect of Cis pt'ese rved when the convertel' opel'ates ; n Node 2. The chill'acte ds-tics of land C presented in Fig. lO(A) and (B) have the following Significant meanings: a desil'-ab 1 e crossover frequency together' wi til suffi ci ent phase margin. gteatel' than 90'\ Qf the system upen loop charactel'istics can be obtained by sill1ply adjusting the magnitudes of Land· C at' employing only a gain cOlllpensation netl~ol'k, i.e .• an enol' ampl i fieI'. The effect of reducing the switching fl'equency is similal' to that of reducing l. Fig. lQ(D:-F) shows the effect of ch~t1ging TI!2/TP by varYlng RL, VI and Vh , respect1Vely. 111 general. larger TF'2/TP ratio COITesponds to larger Gp and slll"l1et'top' This.can be accomplished by increasing 1\ or VIol' reduclng VO' The previous discussions reveal certain uni-que perfonnance charac.tel'i sti cs associ ated I~ith mode 2 operation, which vet'Y much affect the basi c de5i gn phl1 osophi es. F01' example. the loop 
.0 
G p 
S~ 
411 
30 
2U 
10 
60 
Gp 
;1) 
4() 
JQ 
~O 
NO 
"'~ 
150 
100 
50 
O,~5 O.S 0.15 
(II) ~\n~\) 
100 
"p 
7S 
bQ 
2h 
;!O 30 (el ]iTp'Fptkllll 
y. j 100 
50V '~p 
7S 
SO 
~S m 
U.\ \l.~ 0,3 \1.4 U.b 
200 loa "p 
150 So 
1M 
so 
~Stl 5011 7sQ 1000 {O) t:{"fl 
~u '---L-.--'---''---'-_ 11.1 n,< \l.a 04 11.'> 
iO) Tr~:'lp 6D 
Vo' 10n G P .:~ bO 
75 
~O 
30 
(£) TF~rTp 
(f) TF2fTp Fig.l0.(A-F) The gain Gp and the corner frequency 41 of the bUckcotlver'ter in mode 2 are plotted a~ fUnctions of the follol~it1g pat'ameters! L.C, fp' RL' VI and VO' respectively. 
stability becomes a trivial prob1em and the tran-sient response is well damped rathet' than 05cil1o-tory. The analysis also provides guidelines upon \~h;ch the power' stage pat'ameters can be designed and the s\~itching ft'equency can be selected to achieve cel'tain performance specifications, 5. CONCLUSIONS 
State space techniques ai'e emplQyed to del'ive discrete models for buck, boost and buck/boost convel'tel'S operati ng lVi til and wi thout ~el'O­inductor ~lMF d\~el1 time. The duty-cycle-to-output lineal' discrete-time-dolnain models are derived in closed forms,which describe the d;s-Cl'ete behavior of converters about their equili~ briul1l state exactly. These discrete models are then approximated by frequency domain tl'ansfet' fUnctions representing the low frequency character-istics of converters up to one-half of the slvitch-ing ft'equency. 
The power stage modelS are shown to be fil'St ordel' for all three cOllVel'tel's with the d\~ell time. 
as contrary to second oreler I~ithout the dwell titre. 
The analysis makes eVident cel'tain abrupt changes of system behavior often observed in the bread-board ~et'fonnance Ivhen the dwell ti n~ appea rs. These lnc1ude pronounced improvements of stabili ty llli.\rg;n. audio susceptibility and transient reS-ponse, from oscillatory to \I/e11 damped. Gt'aphs ar\: presented to i11 ustrate i nfl uences of power stage paran~tel's~ switching frequency, input 
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voltage. load. and the time intervals correspond-
ing to the ON and OFF of the power SWitch to a 
buck converter with the dwell time. Foundation 
is laid for power stage design and trade-off 
evaluation for converter operating with and with-
out zero-inductor-current dwell time. 
Evaluations of converter performance are also 
made between the present roodels and the corres-
ponding average models, in continuous current 
operation. Certain improvements of the present 
models are shown in tile high frequency range when 
the output-filter capacitor ESR begins to shape 
the gain and phase of their corresponding frequency 
responses. 
The present analysis can be extended to include 
the input filter and second stage of the output 
filter which in many applications are the integral 
parts of the power processor. 
APPENDIX A 
dX*(tk+10 ) DERIVATIONS FOR d!*(tkO) 
d!*(tk+10) A.l Derivations for d!*(t
k
O) 
dX*(t 0) 
- k 
and dt * 
k 
Applying Chain Rule, one can express 
= 1, 2, 3 (A-3) 
For small disturbance about equilibrium 
dX*(t .*) 
- k1 
dX*(t .0) 
- kl 
~i(tki*-tkiO) = I 
dt .* 
:: I +[Fi !*(tkiO)+Gi l!.]dl~(tkiO) (A-4) 
Since the clock signal initiate the turn on 
of the power transistor 
dtkt = 0 
d!*(tk2°) 
Substituting (A-4) and (A-5) into (A-2) 
d!*(tk+10) _ 0 * ~--crr- - $3(tk+l -tk2 ) : ~3(TON°) U~," \ "k2 I 
d!*(tk2°) (2) Computing d!*{tklO) 
(A-5 ) 
(A-6) 
'Differentiating eguation (6) in the main text, 
and substituting (A-4) into the result, one can 
obtain 
[(Fl-F2)l*(tkl O ) 
(A-7) 
, In t~e vicinity of t kl O, consider the follow~ 1ng equatlOn: 
!*(tkl *) = $l(tkl*-tklO)!*(tklO) 
t kl* 
+ f ° ~ll(tkl*-S)Gl!L dS (A-B) 
tkl 
At t tkl* the inductor MMF is equal to zero 
(A-g) 
where Cl = [1 0] 
Differentiating (A-g) with respect to l*(tk1 0) 
[ 
8!*(tkl *) dtkl * a!*(tk,*) ] 
Cl 8tkl* dl*(t k1 0) + a!*(tk10) = 0 
therefo1'e dtk1* 
dX*(tk1 0) 
-Cl~1(tkl*-tk1°) 
(A-10) 
If the perturbance is very small, 
dtk1 _ -Cl 
dl*(t k1 0) - C1,[F1!*(tk10)+G1 !L] 
Substituting (A-11) into (A-7), one can obtain 
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For small signal disturbances, the following 
expression can be simplified. for all converters. 
I+[(Fl-F2)~(tkl°)+(Gl-G2)~J C1Fl x*(~l O)+Gl U 
- kl -
;::1 - [(Fl-F2) [oJ +(Gl-G2)~J Cl/[C1F{oJ 
vo Vo 
+ Gl ~J =[ ] (A-l3) 
Differentiating eguation (5) in the main text and 
and substituting (A-4) into it, one can obtain 
(A-14 ) 
dt * 
where dX*~t 0) = 0, since the duty cycle disturb-
- k . 
ance is determined by the control loop. 
dX*(tkO) A.2 Derivations for dt * 
k 
In the neighborhood of tkO, one can express 
X*(tkO) = ~l(tkO-tk*) !*(tk*) 
t 0 +~l(tkO) ! k ~l(-S) dS G1!L (A-1S) . 
tk* 
Differentiate (A-1S) with respect to t k*. 
dX*(tk1 °) _ let ° t *) d!*(tk*) 
dtk* - ~ k - k dtk* 
-F1~1(tkO-tk*) !*(tk*) 
+(G3-G'I) ~ (A-16) 
APPENDIX B 
DERIVATIONS FOR ~n(Tp) 
Matrices ~n(T ) are derived for buck, boost, 
and buck/boost coneerters in both Mode 1 and Mode 2 
operati ons .. 
B.1 Mode 2 Operation 
The expressions for <l>n(TLl)' of the three con-
verters are derived individuany. 
(1) Buck Converter 
Referring to Table III 
since 
<I>(Tp) = e-aTp [<1>11 
<1>21 
One can express 
[$(Tp)J2 = e-aTp ($11+<1>22) <I>(T p) 
(B-1 ) 
(B-2) 
(B-3) 
The following l'esult is obtained by mathematical 
induction: 
(2) Boost Converter and Buck/Boost Converter 
It is shown in Table III that the expression 
<l>n(Tp) for the boost converter and buck/boost con-
verter is a special case of buck converter where 
<1>11 = <1>12 = O. Therefore, it is straight forward 
to show that 
<l>n(Tp) = e- anTp$ n-l 22 (B-5) 
B.2 Mode 1 Operation 
(1) Buck Converter 
Since F3=Fl for the buck converter, it is 
obvious that 
<I>(Tp) =~3(TON) <1>1 (T F1 )= eFl(TON+TF1)= eF1 Tp (B-6) 
and (B-7) 
(2) Boost Converter and Buck/Boost Converter 
By definition <I>(Tp) ~ / 3TON eFlTFl (B-8) 
Applying Baker-Campbell-Hausdorff Series [10J, 
which says 
(B-9) 
; 
I 
r 
\ 
t 
!' 
~" 
r 
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where 
C = A+B+ }(AB-BA) + higher order terms (B-10) 
Employing the first tltlO terms of (B-IO). one can 
approximate (B-8) by 
~(Tp) ~ eFTp = eF3TON+F1TF1+(F3TON)(F1TF1) 
- (FlTF1)( F3TON) (B-ll) 
Since the follO\~il1g inequality is always true 
(B-13) 
Therefol'e 
(B-14) 
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A~PENDI:X G 
DEJHYATLON Of'.P AND D "MATRICES 'FOR 
EXAMPLE 2. OF SECTION 4.7.2. 
G.1 SYSTEM EQUATIONS 
The circuit diagram of the boost regulator has bren given in Figure 22 in 
the main text. The system is of 4th order. The foll~wing variables are chosen: 
Vc = the voltage across the output capacitor Co 
; = the current through the energy storage inductor Lo 
e
R 
= the voltage at the RSC2 compensation network as shown in 
Fig. 1 
e
C 
= the integrator output voltage. 
Two dummy variables ei , iO are introduced to represent nonlinear 
characteristics of the system. 
The system equations are.in the power stage, 
dvc 1 1 1 RL iO dt = - Co R +R v C f Co S L ' RS+RL 
(Gl) 
di (-R i 1 dt = - e. + Er )-L-0 1 0 (G2) 
in the control loops, 
(G3) 
(G4) 
The output voltage eo (not a variable of the system) 
RSRL. RL 
eo = RS+RL '0+ RS+RL Vc tG5 ) 
, l', 
i 
I 
r 
'~ 
;. 
it 
i 
:~ 
1 
i . 
i , 
• • 
" 
G.2 DIFFERENTIAL-DIFFERENCE EQUATIONS 
Since the power transistor and the diode are served as switches Sl 
and S2, three possible modes of operation are presented: ' 
(1 ) Sl:ON 
S2:0FF } the power transistor is ON and the diode ;s OFF, 
(2) Sl :OFF } 
S2:0N the power transistor is OFF and the diode is ON, 
(3) Sl:OFF} 
S2:0FF the power transistor and the diode are both OFF. 
• The system is designed to operate in these three modes in the steady 
state operation. However, during transient, the system may operate in 
mode 1 and mode 2 only. 
The time intet"vals during mode 1, mode 2, .and mode 3 operation are 
assigned as tON' TOFF', and tOFF'" respectively. In these three modes of 
oper'ation, dummy variables e; and iD are assigned to different variables. 
The waveform of ei is shown in Fig. 2. 
System equations (Gl to G4) can be rewritten in the form of state 
equations. 
Let xl ~ vc ul = EI 
x2 ~ i u2 == ER 
x ~ eR Us = EQ s 
01QGL\1:~ 
x4 ~ ec u4 = ED OF. PooR 'PAGS 1$ QtTAlJr:y 
(1) During tON' Sl : ON, S2:0FF 
e. = EQ 1 
io == 0 
. 1 
xl = - Co ( RS+RL) xl 
• Ro 1 1 x2 == - L x2 + L u1 -~ Us o 0 
-
1 RL 1 x = C2RS 
x 
- C2R,5 Xs 3 Rs+RL 1 
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-1\.1 • 
(2) During TFl I, Sl:OFF, S2:0N 
RL RSRL 
e. = ED + R +R Vc + R +R i 
1 S L S L 
"1 i ~ 
:1 
(3) DuringTF2 ,Sl:OFF, S2:0FF 
e i = EI 
iD = i = 0 
• = 1 1 x 
xl - Co RS+RL 1 
• 
x2 = 0 
• 1 RL 1 
x3 = C2R5 RS+RL xl - C2R5 x3 
I 
. 
I 
I 
r 
~ 
, 
. : 
The output voltage, equation (5), can be written in the same 
pattern 
(1) During tON 
RL 
eo = 
x RS+RL 1 
. (2) During tOFF I 
RSRL RL 
eo 
:.: X + X RS+RL 1 RS+RL 2 
l3) During tOFF 1\ 
forms 
RL 
eo 
x RS+RL 1 
The above system equations can be written in the following compact 
(1) During tON 
. 
x = F1 x + Gl u 
RL 
eo =, RS+RL xl 
(2) During TFl 
. 
x = 
e :.: 
o 
F2 x + G2 u 
- -
RL RSRL ~:;;...- x +. x RS+RL 1 RS+RL 2 
(3) Duri ng T 1'2 
• x :.: 
e = o 
(G6) 
(G7) 
(G8ll 
1 
I 
1 
1 
,~ 
I 
I 
r 
f 
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where Fl, F2, F3, Gl, G2, and G3 are (4 x 4) matrices 
r1 
xl 
• 
x2 
x2 
-~- = . x = x3 x3 
. . 
L~4 x4 
ul 
u2 
u = u3 
u4 
3.2 Discrete Time Model 
-the solution of a linear 'system equation of the form 
. 
x = F X·+ G u 
(G9) 
is 
. t 
x{t) = e{t-to)F x{t ) + J e{t-T)F G u dT 
_ - 0 -
to 
(Gl0) 
where to is the initial time and x(t ) is the initial state. The solution 
- 0 
(G10) can be generalized so that the state at t = tk + T can be represented 
by the state at t = tk and the time increment T. 
~(tk+T) = eFT ~(tk) + eFT [ bT e-FSds] G ~ 
Define the following matrices: 
~(T) = eFT (state transition matrix) 
T 
B(T) = eFT & e-FSds 
D(T) = B{T) G (input matrix) 
(Gll) 
.(G12) 
(G13) 
(G14 ) 
r 
t 
1 
I 
r 
I 
I: 
, 
i 
r 
li 
Then, equation (Gl1) becomes 
~ (tk+T) = ~(T) ~ (tk) + D(Tl u 
(G15) 
The sys tern equa ti ons (G6) to (G8) have the
 followin9 close form 
equations. 
K .K K' (K ~ (t1) '" ~(tK'rT1) ,,: 411 (T1) ~ (
tK) + Dl T1)!! 
K /K KKK K ~ (t2) = ~jtl + T2) = ~2 (T2) ~ (t1) +
 °2{T2) !! 
KKK K K 
!... (tK+1) = ~(t2+T3) = ~3 (T3) ~ (t2
) + D3{T3)!! 
where the state transition matrices ~i are 
~,(T) = eFi T 
1 
i=1,2,3 
and the input matrices Di are 
o , (T) = e FiT [ J T e - F i S ds] G. i = 1, 2, 3 
1 . 0 1 
The nonlinear discrete time system that desc
ribes the converter 
behavior exactly, can.now· be obtained by com
bining the closed form 
solutions (G16) to (G18): 
K ( K K . K 
x(tK+,) = ~3(T3) { ~2 T2)[~1(Tl) ~ (tK) + °l
(T,) !!] 
which can be written in the short form as 
KKK 
!(tK+1) = f (!.(tK), T, , T2 ' T3 ' !!)
 
(G16) 
(Gl7) 
(G18) 
(G19) 
, 
(G20) 
The time period T~ is a function of the current system stage x(tK) '. the 
threshold condition, or the peak current
 limitor, pr TOFF , min 
control; The time period T~ is a function of the current system state
 
~(t~), the inductor current, or the period of oscillation. The time 
peri od T~, is a functi on of T~, .T~ and the per; od of osci 11 a ti on. I 
I , 
j 
1 
I 
3 
1 
! 
,I 
I! 
, 
" 
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APPENDIX H 
FLOW CHART OF THE SIMULATION PROGRAM 
Preset Data Input. 
Namelist Input Ov€rride. 
Rewind Output Tapes. 
Initialize Circuit Parameters Krl , n. Set-up Matrices F, F2, G. Initializ~ More Parameter 
Constants Needed in STSTEP. n = o. 
Compute Eigenvalues of F. 
A=a±j f3 
Compute 
~f = ~(T) Of = O(T) 
T = FRAC * T ON 
Compute 
~n = ~(T) On = O(T) 
Initialize State i and 
Input u. M = IT = 0 
Initial State PRINT and PLOT 
OUTPUT 
Yes 
Yes 
" i 
L l~ 
[ 1 
" 
r 
\ 
~J 
I' 
f'-' -
iI 
I 
~ ,,~, 
Yes 
T l::; T f . of -linn 
x(t + T) l::; Ifl(T)x(t) + O(T)u(t) 
t = t + T 
PRINT and PLOT OUTPUT 
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Yes 
x(t+T) = ~(T) x (t) + D(T) u (t) 
t = t + T 
PRINT and PLOT OUTPUT 
nsw=nsw+1 
TSwitch=TSwitch(nsw+l) 
Ei=Eisw (nsw ) 
.. 
1 
I 
~ 
I 
r 
: l 
Yes 
T = FRAC x TO'FF 
compute 
~f = ~(T) ; Of = O(T) 
Compute 
~ = ~(T) ; On = O(T) 
M=IT=O 
ul = Ei 
T'= FRAC * TON 
i (t + T) ~ ~ i(t) + 0 
n 
No 
t = t + T 
M = M + 1 
PRINT OR pLOT OUTPUT 
PRINT: "Maximum Iteration to 
solve for T i) At Time = til 
Yes 
3.11 
r 
I. 
t 
,< 
-, .... ~- .. -
f--'-~'~' 
, 
·:L 
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A GENERAL UNIFIED APPROACH TO MODELLING SIJIrGUING-CONVERTER POlot'ER STAGES 
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H.S. 116-81 California Institute of Technology 
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91125 
ABSTRACT 
A method for modelling switching-converter power stages is developed, whose starting point ia the unified state-space representation of the 
awitched networks and whose end result is either a 
complete state-space description or its equivalent ~11-s1gnal law-frequency linear circuit model. 
A new canonical circuit model is proposed, 
whoae fixed topology contains all the essential 1nput~output and control properties of any dc~to­dc switching converter, regardless of its detailed 
configuration, and by which different converters 
can be characterized in the eorm of a table con-
veniently stored in a computer data bank to pro-
vide a u~eful tool for computer aided design and 
opt .. mization. The new canonical circuit model predicts that. in. general, switching action intro-duces both zeros and poles into the duty ratio to 
output transfer function in addition to those from the effective filter network. 
1. INTRODUCTION 
1.1 Brief Review of Existing Modelling Techniques 
In modelling of Switching converters in general, and power stages in partiCUlar, two 
main approaches - one based on state-space 
modelling and the other using an averaging 
technique - have been developed extensively, but there has been lit tIe. correla tion between 
tbem. The first approach remains strictly in 
the domain of equation man!pulations, and hence relies heavily on numerical methods and 
computerized implementations. Its primary 
advantage is in the unified description of all power stages regardless of the type (buck, boost, buck-boost· or any other variation) through 
utilization of the exact state-space equations 
of the tvo switched models. On the other hand, 
. the approach using all averaging technique i8 
This work vas supported by Subcontract No. A72042~ RHBE from TRW Systems Group, under NASA Prime Contract NASJ-19690 "Modeling and Analysis of Power 
Processing Sys tems. " 
based on ~ivalent circuit manipulations, 
resulting in a single equivalent lin~ar circuit 
model of the po~er stage. This has the Jistinct 
advantage of provid~ng the ciI:'cuit: designer with physical insight into the behaViour of the 
original s~itched circuit, and of allowing the powerful tools of linear circuit analysis and 
synthes,ii: t' be used to the fullest extent in design of rCbul~tors incorporating suitching 
converters. 
1.2 Proposed Neu State-Space AVeraging Approach 
The method proposed in this parer bridges the gap earlier considered to exist between the state-
space technique and the averaging technique of 
modelling power stages by introduction of state-
space averaged modellin~. At the Same timeic--
offers the advant'lGt!s of both cxisting methods -
the. general unified t!'i:.'lt:::ent of the statc-space 
approach, as well as an equivalent linear circuit 
model as its final result. Furthe~ore, it make~ 
certain generalizations possible, which otheruise Could not be achieved. 
The proposed state-space averaging method, 
outlined in the Flowchart of Fig. I, allows a 
unified treatment of a large variety of power 
stages currently USed, si.nce the averaging step in the state-spate damain is very simple and clearly defined (compare blocks 1a and 2a). It merely 
consists of averaging the 'two exact state-space descriptions of the switched models over a single 
cycle T, where f - liT is the switching frequency (block 2a). Hcn~e there is no need for special 
"know ... how" in ma-ssaging the two switched circuit 
models into topologically equivalent forms in order to apply Circuit-oriented procedure directly, as 
required in [1] (block lc). Nevertheless, through 
a hybrid modelling technique (black 2c), the cir-
cuit structure of the averaged circuit model (block 2b) can be readily recognized from the 
averaged stace-space model (block 26). Hence 
all the benefits of the previous averaging 
technique are retained. Even though this out-lined process might be preferred, one can proceed from blOCKS 2a and 2b in two parallel hut com-pletely equivalent directions: one follOWing path 
8 strictly in terms of state-space equatjons, and' 
the other along path b in terms of circuit models. In either case, a perturbation and linearization 
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Fl,. 1.. Flowchart of averaGed modelllng approaches 
process required to iuclude the, duty rstio 
.odulation effecc prol!ceds in a very straightfor-
vard and fonaill. Dlilnner. thus elllphasb.ing the 
corner-stone eharactcr oC blocks 2a and 2b. At 
this staGe (block ~a or 2b) the st.ady-state (dc) 
and Hne to output trllnsfer fUDctions al:a already 
available, .s indicate(\ by blocks 6a and 6b . 
respectively, while the duty ratio to output 
transfer function is available at the final-stage 
.odd (4. or 4b) llS i:,dl,Cllted by blocks 78 and 7b. 
Tbe two .final st.lge o()dels (411 and 4b) thel\ give 
the complete description ot the switching 
convener by inclusion of bot:h independent eOI\~ 
trol.s, the line vol tage va riation and the duty 
ratio lUodul .. t:ion. 
, Even though the circuit transformation path 
b ~i~ht be preferred from the practical design 
Itandpoint, tha state-space aVerasing path n is 
inv.lu3ble in reach ins soma general conclusions 
about chi! 5mall~5i~nal lOW-frequency models of 
ally dc.-to-<ic swit:chi:lp> converter (e.ven those 
Jet to be invented). Whereas. fDr path b. on. 
hal to be presen~ed with the pat'ticu13r circui.t 
iD order co proceed wit:h modelling, for pAth a 
tbe final state-space avera sed equations (block 
4.) ,iv!! the complete model description through 
leneral matrices Al , AZ and vectors hll bZ' 
CiT, and cZT of the tvo starting svitched models 
(lilock 1a). This is also why n10\\:- path b in 
ehe Flowchart a particular eXlImple of a boost 
power stage with paraSitic cfll!cts was chasen, 
whil.e .long path a general eqllll t.ions hllve been 
n.taincd. Specifically, for the boost power 
stage hI • bl • b. This example. \.Iill be. lllter 
l'ursued in detail alon& boeh paths. 
In addition the state~space averaging 
approach offers a clear insight: into the 
quantitative nature of the basic averllging 
approximation, which becoll1t1s bett:er the further 
the effective low-pass filter corner frequency 
f is below the sIJitching frequen~>' f s ' t:hat is. 
,cl f «1. This is, however, sho~ to be 
e&ui~1I1ent to the requirc!1Ient for small output: 
voleage ripple, and hence doe~ not pose any 
serious restriction or limitation on modelling 
of l't':lcticnl dc-co-dc convert:ers. 
Finally, the state-~pace averaging approach 
aervc.s as a b3sis for dodv:ltl1>n o.f a USeful 
general cirCUit mod!!l that deScribes thl! input-
DUtput and contr~l prDperties of any dc-to-dc 
converter. 
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~.3 New Canonical Circuit Model 
The c:uhlliDation of any of thue deriva-' Cioas along either path a Qr path b in the Flowchart of Fig. 1 is an equivalent circuit (block 5), valid for small-signal low-frequency variations superimposed upon a dc operating point, that represents the two transfer functions of interest for a switching converter. These are the line voltage to output and duty ratio to output transfer {unctions. 
The equivalent. drcui t is a canonical model that contains the esselltial properties of anv dc-to-dc switching converter, regardless o~he detailed configuration. As seen in block 5 for the general case, the model includes an ideal transformer that describes the basic dc-to-dc transformation ratio from line to output; a ~ow-pass filter whose element values depend upon the dc duty ratio; and a voltage and a current ,enerator proportional to the duty ratio modula-tion input. 
The canonical model in block 5 of the Flow-chart can be obtained following either path a or path b, namely from block 4a or 4b, as will be .I~wn later. However, following the general description of the final averaged model in block 4a, certain generalizations about the cmlonical lIIodel are made possible. which are othervise not achievable. Namely, even though for all currently known switching dc-to-dc converters (such as the buck., boost, buck-boost, Venable [3], 'le.j.,berg (4) aDd a Dumber of others) the frequency dependence appears only in the duty-ratio dependent volta~e senerator but nor in the current generator, and then ouly as a first-order (single-zero) polynomial in complex frequency s; however, nejther circumstance viII necessarily occur in some converter yet to be conceived. In general, switching action introduces both zeros and poles into the duty ratio to output transfer function, in addition to the zeros and poles of the effective filter network which essentially constitute the line voltage to output transfer function. Moreover, in general, both duty-ratio dependent generators, voltage a~ur­rent, are frequency dependent (additional zeros and poles). That in the particular cases of the booa,!: or buck-boost converters this dependence reduces to a first or-der polynomi~l results from the fact that the orde;' of the system which is involved in the switching action is only two. Hence from ~he general result, the order of the polynomial is at most one, though it could reduce to a pure constant, as in the buck or the Venable COClverter [3]. 
The significance of the new circuit model is ~h.t !!!1. s\litching dc-to-dc converter cart be 
'reduced _ to this canonical fixed topology f 0=. at least as far as its input-output and control properties are concerned, hence it is valuable for comparison of various performance characteristics of different dc-to-de converters. For euaple ,the effective filter networks could be compared a. to their effectiveness throughout the range of dc duty cycle D (in general, the effective filter tilemeau depend on duty ratio P). and the confi-
&uration chosen which optilllize. the size alld weight. Also, comparison of the frequency depen-dence of the two duty-ratio dependent generators provides insight into the question of stability once a regulator feedback loop is closed. 
1.4 EXtension to Complete Regulator Treatment 
Finally, all the results obtained in modelling the converter or, more accurately, the network which effectively takes part in switching action, can easily be incorporated in'to more complicated systems containing dc-eo-dc converters. For example, by modelling the modulator stage along the same line!s, Olle! can obtain a linear circuit model of a closed-loop switching regulator. Standard linear feedback theory can then be used for both analysis and synthesis, stability conSiderations, and proper design of feedback compensating net-works for mUltiple loop as \lell as single-loop regulator configurations. 
2.. STATE-SPACE AVERAGIUG 
In this section the SLate-space averaging method is developed first 1n general for any dc-to-de swi~ching converter, and then demonstrated in detail for the particular case of the boost power stage in which parasitic ef~~cts (esr of the capacitor and series resistance of the in-ductor) are included. General equations for both steady-state (dc) £·.d dyncmic performance (ac) are obtained, from which important transfer functions are derived and also applied to the special case of the boost power stage. 
2.1 lIasic State-Space Averaged }{odel 
The basic dc-co-dc level conversion function Of switching converters is achieved by repetitive switching between two linear networks consisting of ideally loss less storage elements, inductances and capaCitances. In practice, this function may be obtained by use of transistors and diodes which operate as synchronous switches. On the assumption that the circuit operates in the so-called "continuous conduction" mode in which the instantaneous inductor r.urrent does not fall to zero at any point in the cycle, there are r.nly tvo different "states" of the circuit. Each state, however, can be represented by a linear circuit model (as shown in block lb of Fig. 1) or by a corresponding set of state-space equations (block la). Even though any set of linearly independent variables can be chosen as the state variables, it is customary and convenient in electrical networks to adopt the inductor currents· and capa-citor voltap,es. The total number of storage elements thus determines the order of the system. Let us denote such a choice of a vector of statc-variables by x. 
It then follows that ~ny svitching dc-to-dc converter operating in the continuous conduc-tion mode can be described by the state-space equations for the two switched models: 
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interval Td'~ ~lt QU~te th .. t in the above equations the duty (1) iDterval l'd: (1;1) 
i· ~x + blv, 
T 
X· A2x+ b2v, 
T (1) 
71 - C:l. x 12 - c2 x 
where Xd denotes the intervnl when the switch is 
:1D tilt on state and Tel-d) = Td' is the interval 
for which it is in the off st.te, as shown in 
fig. 2., The atatic equations YI - clTx and 
12 • c2:l"x are necessary in ord.:r to account for 
tlie case when the output quantity does not 
Dfl Dff 
Ttl-tl}. Ttl' 
Ttl ._- - .--~ 
----- ,L-----____ --l 
- ______ T. 
fig. 2. llefin1t1on of the two a\l1tched'intervals 
Td and Td I. 
coincide with any of the state variables, but 
1a rather a certain linear combination of the 
.t_,' 1 vari'lbles. 
Our objective nov is to replace the state-
apace description of the two linear circuits 
nanating iromthe two successive phases of the 
.vitching cycle T by a single state-space des-
cription which represents olpproltimately the beha-
Viour of the circuit IICt:'OSS the whole period T. 
We therefore propOSe the follOwing simple aVera-
ging step: take the average of both dynamic and 
litatic equations for the two Slolitched intervals 
(1), by sUlllnling the equations for interval Td 
1IIUltiplil!d by d and the equations for interval 
Td' lIIultiplied by d'. The follQwing ~ 
continuous svstem results: 
. 
x - d(A:txtblvg) + dl(~xtb2Vg) 
T T y - dyl. + d t Y2 • (dcl +d
l c2 )x 
(2) 
After rearranging (2) into the standard 
linear continuous system state-space description, 
we obtain the basic averaged state-space descrip-
tion (over II single period T): 
. ~ - (dAl+dl~)X +(dbl +d lb2)Vg 
Y - (dcIT+d'clT)x 
(3) 
Ttlia .odel i. the basic: averaged Dlodtl which 
:I. the s'tarting lIloael for all other derivations 
(both &ute-space and circuit ol:'iented). 
ratio d is considered const:lnt; it is not a tilDe 
dependent vari:lble (yet). and particularly not a 
s\.I,itchud discontinuous V:lr,l,able \.1hich changes 
bet>'.:en 0 nnd 1 as in [1) and t2], but is merely 
a fixed numbi!r for uach cycli!, This is evident 
from the Dlodel dcr!vllciol\' in Appendix A. In 
particulal', \.Ih!'!n d - 1 (swiech const .. nt1y on) 
the averagi!d model (3) reduces to switched 
model (Ii), and "'hen d .. 0 (switch off) it 
reduces co $loIitched model (.lii) • 
In essence, comparison between (3) and (1) 
ahovs th:lt the systl'm matrix of the averaged 
IDOd.:l is ohtnined by taking the nverace of two 
a\l1tclllldmOdl!l m:ltricc.s '\ and A.,. its control is 
the average. of two controI vectors bl and h2' .md its output 1.S the avera!il: of tloIO outputs )'1 .'lnd 
Y2 over a period'T. 
The jusd.fic:ltion nnd the nature of the 
appt:'oximntion in substitution for the two s~~tched 
models of (1) by avera~ed model (3) is indicated 
in ArIli!Udix A and giVen in more det::lil in [6), 
The b~. I)proxim.'ltion made, hOIJcver, is thllt 
of approxiw, Ion of the fundamental m:ltl'ix 
eAt • I + At + .• , br its first-ordct:' linear' 
term. This is, in tUI'n,sttl'\.11 in AppendixB to 
be the same approxilll3tion neccssnry to obtain ~he 
~e condition independent of the storage element 
values (L,C) and de:pendent on the: dc duty ratio 
only. It also coincides with ~he requirement rot:' 
10101 output voltane ripple, .... hich is ShO~o1l in 
Appendix C to be equivalent to £ If «1, 
namely the effective filter corngt:' frequency 
much lol.'e.t:' than the SWitching frequency. 
'The model represented by (3) is an :wet:'aged 
model over a single period T. If loIe nolol assume 
that the dutr ratio d is constant from cycle to 
cycle, namely, d - D (steady state dc duty ratio), 
we get: 
x-J.x+bv g 
A llAl + DIA2 
b - Dbl + D
l b2 
cT _ Dc T + D'c T 
1 2 
(4) 
(5) 
Since. (4) is a linear syst~, superposition 
holds and it ean be pert~rbed by introdu~tion of 
line voltage variations v,. as v • V + v , ",here 
V is the dc line input vdltllge~ cau§ing fi 
c§rresponding pcrcu1;bation in the sta.te ·vector 
x - X + it, where lignin Xis the de value of the 
&t&te vector nnd X thc super~posed ae pertur-
bation. Similarly, y - y + y. and 
i. AX + bV + ~ + b~ g & 
Y + ; _ c:Tl + cT~ (6) 
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Separation of the ateady-state (de) part fro. the dynamic (ac) part then reliults in the 
.teady state (dc) ~Qdcl 
and the dynamic (nc) model 
. 
i - b. + b~g 
T" Y - ex 
(8) • 
It is interesting to note that in (7) the 
.teady state (de) vector X will in general only depend on the de duty r~.tio n ~nd resist3nc~s in the ori&in31 model, but not on the storage elemen t vlllucs (L I S lind C' s). This is so because X is the solution of the linear system of equations 
AX + bV - 0 g (9) 
~ which L's and C~s arc proportionality con-
.Cants. This is in complete. ncre.ement with the first~order nppro~illlation of the exact dc conditions shol.,'n in Appendix B 1 which coincides with expression (7). 
From the dynamic (ae) model, the line voltAge to state-vector transfer functions can be eusily derived 8S: 
~_ 
-1 Cd-A) -0 
; (s) g 
(10) 
Hence at this stage both steady-state (dc) and linc transfer fUnctions are available, as shown by block 6a in the Flowch:H'c of Fig. L We DOW undertake to include the duty ratio modulation effect into the basic averaged 
..,del (3). 
2.2 ~erturbation 
Suppose now that the duty rat:io changes from cycle to cycle. thnt is, d (C) - n +d \.Ihere D 1. the aceady-state (de) duty ratio as before and ~ is • superimposed (ae) variation. With the cor.respo~ding perturbati~n cefinition X - X + x, 
..,. y + Y and Vg .. Vs + Vg the basic model (3) be.comes: 
i. - AX+bVS + h+b~g + t(Al-~)X + (b1-b2)VgJd de tenlll1ne duty r:lt,io variat:ion 
variation 
(11) 
nonlinear .econd-order term 
.. T T'" T T.~ T T ~~ Y + y .. c X + c x + eel -C2 )~d + (el -c2 )xd de ac ac term nonlinear term term ternl 
The perturbed state-space description is nonlinear owing co the presencQ of che product of the tIJO time dl'pentlent quantities x lind d. 
2.3 tini!iJri:::.ation lind Final State-Spnca Avernged ~ 
Let us noV make the small-signal approxima-tion, namely that departures from the steady stste values arc neSli~lble compared to the steady state values themselves: 
v 
-f « 1. (12) S 
Then; using approximations (12) ~e neglect all nonlincllt' terms su.:h as the second-order terms in (11) 1Il1l "btain once again .1 lin~ar system, but in~luding ";\,t>'-r4tio modulation d. After sepa-rating stendy-," He (de) and d}-nnmic (ac) parts of this Ijncari~cct syst~m we arrive at the forlow~ ing res"lts tor the final SC.lce-space averaged model. 
. 
A 
x .. 
Stendy-state (dC) model: 
X • _A-lbV; y a cTX - _cTA-1bV (13) g g 
Dynami~ (ac small~signal) model: 
(14) 
In these results, A, band cT are given as before by (5). 
Equations (13) ano (14) represent the 5\1)all-signal tow-frequency model of any two-state switchins dc-to-dc converter: !.,'orkins in the COll-tinuous conduction mode. 
It ill imponant to note thnt by neslect of the nonlinear term in (11) th~ sOllrce of harmonics ill effective.ty rel!loved. Therefora, the linear description (14) is actually a lineati::erl describIng function resul t that is the limit ,of the describing function as the amplitude ot the input signals v" and/or d becomes vanishingly small. The sigtUf.!,c:mcc of this is chat the thearet.lC3l frequi!t1cy response obtuined fro~ (14) far line to oucpucnnd duty ratio to outl'ut tr8n$(ct functions con be compared with cxperi-
_ntlll describing fUnction lIl"nsurc.r;\en ts as e"l'lnined in [11, [2.], or (8) in which smaJ,l-signal assumption, (11) is preserved • Very good a~rccment lip to close to half the switching frequency has been demanstratild repeatedly ([11. [2). [,3), £1)). 
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2.4 Exa3ple: Boost Power Staee with Parasitics 
We nov illustrate the method for the booat 
power stage shown in Fig. 3. 
Fig. J. 
-fl=f 1-- .-1 
Ttl Td' 
c 
Example for the state--space averaged 
.odelling: boost power stage with para-
aitica included. 
[Ii' 
rt R~ 
:" C 
~~~~~ln!fl~~--~ 
Tvo switched circuit models o'f the 
R 
1'i8. 4. 
circuit in Fig, J with assumption of ideal 
switches. All elements in the final state-
space averaged mo?et (13) and (14) are 
obtained: AI,blTC1 from a) for interval Td. and ~2.b2,c2 from b) for interval Td'. 
With assumption of ideal switches, the two 
switched models are as sho~~ in Fig. 4. For choice 
of state-space vector xT • (i 'v), the state space' 
equations hecome: 
(i) interval Td: (ii) interval Td': 
x· ~x+ bv g 
T 
'T • c l x 
",here 1 
[
_ It 
A. L 
1 
\ 0 
0
1 
J .,J R1+~'IIR 
(R+~c)C l. (R+Rc)C ~L(~R.~ (R+Rc)~ 
c./. [0 R+:c ] c2 T. [RII Bc R+~c ] 
Note that (15) is the special case of (1) in 
which hI • b2 • b • [l/L OlT. 
Uaing (16) and (5) in the general result (13) ~,d (14). we obtain the following final 
atate-space averaged model. 
Steady-state (dc) model: 
V (l-D)R Y _ -J;S....",-,-__ 
R' 
(16) 
(i7) 
ORIGINAL PAGE IS 
QE~g~ 
in which I is the dc inductor current, V is 
the dc capaCitor voltage, and Y is the dc output 
voltage. 
Dynamic (ac small signal) model: L[iJ- [ R1+(l-D~ (R,HR) 
dt ~ (l-b)R 
v (I\+R )C 
c 
(l-D)P. j'[AJ L(R+R ) 1 
c 
1 ~ 
- ~It+R )C v 
c 
+ 
- ~ L R+R L v + c g 
R 
V d 
...JL. R' [
1] [R (D'R+RC)] 
(18) 
R [lR 
V _c __ d 
g R' 
in .... hich R' :, (I-D) 2R + Rt + D(l-D) (\ I!R) • 
We now l~ok more closely at the dc voltage 
transformation ratio in (17): 
2 (1-0) R (19) 
(1-D)2R + Rt + b(l-D)(R l~) v g V g I-b ~ 
ideal 
, c J 
f 
correction factor 
dc gain 
This shows that the ideal de voltage gain is 1/0' 
when all parasitics ~re ~ero (R - 0, R ~ 0) and 
that in thair presenc~ it is sltghtly r~duced by 
a correction factor less than L A.l§.L~(L9Q.:;.c.rxe_ .• that nonzero esr of the capacitance (R i 0) ( .... ith 
con-;;cquen t afSi: on t:ln'uIty' 'b rtlTh-ou't'pm:-CVblt: .:rgey·· . afrects:tne-ac'garn-n;;d'appear~:Sf(~ccf~~a resr;t:~n'Ce" it'l ;; DD'j'(r: II FO in series .... ith the 
inductor resistance R~, This effet C., ell;! \0 dIScontinuity of output voltage .... as not i~~luded in"[ZJ ;-1jllt was' corr.ectl)l ;u:counted for in. [.1} •. ------, .... - ..... -
From the dynnmic model (18) one can find the duty ratio to OUtput and line Voltage to output transfer functions, which agree exact] y wich those 
obtained in [1) by follolJing a different method of 
averaged model derivat;1.on based on the equivalence Of ciccuit topologies of tlo;O switched netwc..:ks. 
The fundamental result of this section is the development of the general statc-spacQ averaged 
model represented by (13) and (14), which can be 
easily used to find the small-signal low-frequency 
model of any s .... itching dc-to-dc converter. This 
was demonstrated for a boost po .... er stage with parasHics resulting in the averaged model (17) 
and (18). It is important to emphasize that, 
unlike the tranllfer function description, the 
state-space description (13) and U~) gives the 
complete system behaviour. This is very useful in implementing two-loop and multi-loop feedback 
when two or more states are used in a feedback path to modulate the duty ratio d. For example, • both output voleage and inductor current ='1 be returned in a fe'edback loop. 
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3. HYBRID MODELLING 
In this section it will be shown that for any 
apecific converter a useful circuit realization 
of the basic ~veraged model given by (3) can 
always be found. Then, in the following section, 
the perturbation and linearization steps will be 
carried out on the circnit model finally to 
arrive at the circuit model equivalent of (13) and (14). 
The circuit realization will be demonstrated for the same boost power stage example,for whi~h 
the basic state-space averaged model (3) becomes: ['] [1 +<'(Roll-) L:~R1H~}' . dt L '" dv d'R 
dt (R+R )C (Ri-R}C v 0 c c 
[:] 
(20) 
y. t'(Rcll R) R!RcJ 
In order to "connect" the circuit, we 
express the capacitor voltaeev in terms of the d •• ired output quantity y as: 
R+R 
v • ~ y - (l-d)Rci 
or, in catrix form 
Substitution of (21) into (20) gives 
L~ dt 
c~ dt 
-(RR,+dd' (R IIR) -d' ~~ 1 
additiOnal}) ideal 
resistance transforme 
d'/ 1 
-i 
i 1 
+ v g 
y 0 
(22) 
From (22) one can easily reconstruct the circuit 
'%epreaentat10n shown in Fig. 5. 
The basic 1II0del (22) is valid for the de 
'Te&1me. and the two dependent generators can be 
wocleled as an ideal d':l 'transformer whose range 
eztenda down to dc, as shown in Fig. 6. 
Fig. 5. Circuit realization of the basic state-
space averaged model (20) through hybrid 
modelling. 
.------r--..., :J 
R 
Fje. 6. Basic circuit averaged model for the 
toost circuit example in Fig. 3. Both dc-
to-ci~ conversion and line variation are 
modelled when d(t)cD. 
As before, we find that the circuit model in 
Fig. 6 reduces for d - 1 to switched model in Fig. 4a, and for d • 0 to switched mode~ in Fig. 4b. In both cases the additional resistance Rl -dd'(R IIR) disappears, as it should. c 
If the duty ratio is constant so duD, the de regime can be found easily by considering . inductance L to be short and capacitance C to be Open for dc, and the transformer to have a D':l 
ratio. Hence the dc voltage gain (19) can be directly seen from Fig. 6. Similarly, all line 
transfer functions corresponding to (10) can be 
easily found from Fig. 6. 
It is interesting now to compare this ideal d':l transformer with the usual ac transformer. While in the latter the turns ratio is fixed, the 
one employed in our model has a dynamic turns ratio dt:l which changes I.·hen the duty ratio is a func-
tion of time, d(t). It is through this ideal 
transformer that the actual controlling function is 
achi,·.ved when the feedback loop is closed. In 
addition the ideal transformer has a dc trans-formation ratio d' ;1. while a real transforlller 
works for ac Signals "nly. Nevertheless, the 
concept of the ideal transformer in Fig. 6 with 
such properties is a very useful one, since after 
all the switching converter has the overall 
property of a dc-co-dc transformer whose turns 
ratio ean be dynamically adjusted by duty rado 
modulation to achieve the controlling function. We will, however, see in the next section how 
this can be D'orc cXl,llcitly mout!lled in terms of duty-ratio dependent generators only. 
Following the procedure outlined in this 
section one can easily obtain the basic averaged 
circuit models of three common converter power 
atages,as shown in the summary of Fig. 7. 
i 
.1 
r 
ir 
1/ 
II 
R 
c 
m<: rn 
L-----~tI: , 
"01U1 
c 
·Born 
I; d .': I 
i""J 4..,1 
Fig. 7. Summary of basic circuit averaged models 
for three common power stages: buck, 
boo~t, and buck-boost. 
The two svitched circuit state-space models 
for the power stages in Fig. 7 are such that the 
,eneral equations (1) reduce to the special cases 
Al • A2 - A, bl ~ b2 c 0 (zero vector) for the 
buck po~er stage, and Al ~ A?, bl - b2 - b for the boost power stage, whereas for ~fie buck-boost 
power stage At i A2 and bl ~ b2 - 0 so that the 
seneral case s retained, . 
4. CIRCUlT AVERAGING 
As indicated in the Introduction,in this 
aection the alternative path b in the Flowchart 
of ~ig. 1 will be followed, and equivalence" 
with the previously developed path a firmly 
e.tablished. The final circuit averaged model 
for the same example of the boo'st power stage 
~l be arrived at, which is equivalent to its 
corresponding state-r.?ace description given by 
(17) and (18). 
The averaged circuit models shown in rig. 
7 could have been obtained as in [2) by directly 
averaging the corresponding components of the two 
awitched models. However, even for some simple 
~se. such. as the buck-boost or tapped inductor 
boost [1] this presents some difficulty owing to 
the requirement of having two switched circuit 
.adels topologically equivalent. while there is 
DO such "requirement jn the outlined proct!'dure. 
In this 6ection we l'toceed with the perturba-
tion and linearization 6teps applied to the cir-
cuit model. continuing with the bOORt power stage 
as an example in order to include explicitly the 
duty ratio modulation effect. 
4.1 Perturbation 
I f the averaged model in Fig. 7b 111 perturbed 
according to Vg .~Vg+Vg' i~. 1+1, d - D+J, 
d' - D'-a, v - V+v, y • Y+y the nonlinear model 
in Fig. 8 results. 
Fig. 8. Perturbation of the basic averaged circuit 
model in Fig. 6 includes the duty ratio 
modulation effect a, but results in this 
Doolinear circuit model. 
4.2 Linearization 
Under the small-signal approximation (12), 
the following linear approximations are obtained: 
e. ~ DD'(R II R)(I+i) + d(D'-D)(R II R)I 
II c c 
(D'-d)(Y+y) % D'(Y+y) - dY 
aDd the final averaged circuit model of Fig, 9 
results. In this circuit model we have iinally 
obtained the controlling function separated in 
terms of duty ratio d dependent generators e, 
aDd j, , while the transformer turns ratio is 
dependent on the dc duty ratio D only. The 
circuit model obtained in Fig. 9 is equivalent to 
the state-space description given by (17) and (18). 
a," fYo fD~J))f&IR)1 J a-
L DDr4'./llj 
~~~~~~~+-
y. • 
R 
Fig. 9. Under small-signal assumption (12), the 
model in Fig. 8 is linearized and this 
ftnal averaged circuit model of the boost 
atage in Fig. 3 is obtained. 
-.5. THE :CANONICAL CIRCUIT MODEL 
EveD though the general final state-space 
averaged model in (13) and (14) gives the complete 
description or the system behaviour, one might still 
wish to derive a circuit model describing its 
input-output and control properties as illustrated' 
:lD Fig. 10. 
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cl',lJiI -Hltl . 
Ile/' .. "'"~~ 
~.;. y.; ~. _,."... .....t.t y.; .. .,,. c::> 
..., ;"~"I .... .,I"1I1 ""f'*' A'IA ... I.,I. .ul,lil 1,,1'''' J.~,'" .~/~I c/ ~ t'.'" 
~.~ ~.; c.,,,I,.1 t."I,.t 1'1,. 10. Definition of the modelling objective: circuit averaged model describing input-output and control properties. 
In going from the model of Fig. lOa to that pf li,. lOb some information about the internal beha~u~ of some of the states will certainly be lost but,\",on the other hand, important advantages will be gained as were briefly outlined in the Introduction, and as this section will illustrate. 
We propose the following fixed topology circuit model, shown in Fig. II, as a realization 
i 
t."'~1 fond,.~ 
v(" J J,u{t. (;( .. la ... Q", l,anJ!ormof/on "l,tll'" (0"'''' p4JJ 1,llt,.. l1,t..,O'~ 
.r: 
Fig. 11. Canonical circuit model realization of the '~black box'" in Fig. lOb, modelling the three essential functions of any dc-to-dc converter: control, basic de conversion, and low-pass filtering. 
of the "black box" in Fig. lOb. \.Ie call this model the canonical circuIt model, because any switching converter input-outPUt model, regardless of its detailed configuration, could be represented in thi& form. Different converters are represented 8imply by an appropriate set of formulas for the four clements e(s). j(s), ~, He(s) in the general equivalent circuit. The polarity of the ideal p:l transformer is determined by whether or not the power stage is polarity inverting. Its turns ratio ~ is dependent on the dc duty ratio D, and 
.!nce for modelling purposes the transformer is a.sumed to operate do~.., to dc, it provides the ba.lc dc-to-dc level conversion. The single-sec-tion:.low-pass LeC filter is shown in Fig. 11 only for illustration purposes, because the actual number and configuration of the L's and C's in the effective filter transfer function realization depends on the nWllber of storage elements in the original converter. 
The resistance R is included in the model of Fig. 11 to repres~nt the damping properties of the effective low-pass filter. It is An 
"effective" resistance tha t accounts for various 
.eries ohmic resistances in the actual circuit (.~eh as Rt in the boost circuit example), the 
-Sditional "switching" resistances due to dis-continuity of the output volta~e (such as al - DD'(RcIlR) in the boost circuit example), 
and al"o a .... adulation" resistance that arises from a modulation of the switching transistor atorage time [I). 
5.1 Derivation of the Canonical Model through State-Space 
'From the gener~l state-space averaged model (13) and (14), we ob tain directly using the Laplace transform: 
.. 1~ 1 
.. x(s)-(sI-A)- vg(s)+(SI-A)- [(Al-~)X+(bl-b2)Vg]d(s) 
(23) .. T" T T .... y(s)"c x(s)+(c1 -c2 )Xd(s) 
Now, from the complete set of transfer functions we single out those which describe the converter input-output properties, namely 
yes) .. GVg vg(s) + GVd des) 
i(6) • Gig ;,(s) + Gid des) 
< (24) 
in vhich the G'S are known explicitly in terms of the matrix and vector elements in (23). 
Equations (24) are analOGOUS to the two-port network representation of the t~rminal properties of the network (output Voltage yes) and input current 1(5». The subs~ripts designate the corresponding transfer fun£tions. For exa~ple .. G is the source voltage v to output voltage y t~§nsfer function, Gid is t§e duty ratio d to input current i(s) transfer function, and so on. 
For the proposed canonical circuit model in Fig. II, we directly get: 
yes) .. (vg+ed) ~ He(S) 
(25) 
1(s) - j a + (ed~) 2 1 
g IJ Zei(s) 
or, after .. rearrangement into the f,'rm of (24): 
~ 1 " r ~ yes) • - H (s) v (s) + e ~ H (s)d(s) ~ e g 
.. e 
(26) 
1:(5) - 2 1 ~ (s) + [j + 2 e ld(S) p Zei(s) g ~ ZeiCsU 
Direct comparison of (24) and (26) provides the solutions for He{s), c{s) , and j(s) in terms of the known transfer functions G ,G d' Gi and vg v g Gid as: 
j (s) - G (s) - e(5)Gj (5) lcl g 
(2i) 
H_(s) • ~G (a) ~ vg 
I 
I 
\ 
• 
,J 
.. 
~ 
~. 
I 
I. 
j. 
! 
IAi.g$ ($1, ~ 
! . 
l" 
" ~ 
Mote that in (27) the parameter l/~ represent. 
the ideal dc voltaee gain " .. hen all the parasitics 
are zero. For the previous boost power stage 
"Ulple, !Tom (19) we get ~ - I-D and the correc-
tion factor in (19) is then. OIsllociated vith the 
effective filter network He(s). However, ~ 
could be found from 
by aetting all parasitics to zero and reducing. 
the corJection factor to 1. 
The physical significance of the ideal de 
lain ~ is that it arises as a consequence of the 
switching action, so it cannot be associated with 
the effective filter network which at dc has a 
lain (actually attenuation) equal to the cor-
rection fac tor. 
The procedure for finding the four elements 
ia the canonical model of Fig. 11 is now briefly 
reviewed. First, from (28) the basic dc-to-dc 
conversion factor ~ is found as a function of dc 
duty ratio D. Next, from the set of all transfer 
functions (23) only those defined by (24) are 
actually calculated. Then, by ulle of these 
four transfer functions G d' G ,G. d , G. in (27) the frequency depend~nt g~~eraeors ~~s) 
aDd j(s) as· well as the lo~pass filter transfer 
function ~e(s) are obtained. . 
The two generators could be furthe, put 
into the form 
e~ll) - Efl (s) 
j (a) - Jf2 (s) 
where fl(O) ~ f2(0) - I, such that the parameters 
E and J could be identified as dc gains of the 
frequency dependent functions e(s) and j(s). 
1inally, a general synthesis procedure [10] 
for realization of L,C transfer functions 
terminated in a single load R could be used to 
obi:ain a 10W-POlSS ladder-network circuit 
realization of the effective low-pass network 
Ra(e). Though for the second-order example of 
Be(s) this step is trivial and could be done by 
inspection, for higher-order transfer functions 
the orderly procedure o.f the synthesis [10] is 
almost mandatory. 
5.2 Example: Ideal Buck-boost Power Stage 
For the buck-boost circuit shown in Fig. 7c 
with Rt - 0, Rc - 0, the final state-space 
averaged model 1s: 
eli D' D V -v 
.0 1 -1.-dt -r L L 
"" '" + v g + eI (29) 
'" D' dv 1 0 -V dt C - RC v D'RC 
O'iUQIKAQ PA'GI 18 
OJjlOQl~ 
1n which the output voltage y coinc!dell with the 
state-v.ri~ble cap~c1tance vollage v. 
From (28) and (29) one obtains ~ • D' ID. 
With use of (29) to derive transfer functions, and 
ppon substitution into (27), there results 
j (5) • _-V!..--::-
(l-D)2R 
(30) 
in which V is the dc output voltage. 
The effective filter transfer function is 
easily seen as a low-pass LC filter "'ith Le • 
L/D'2 and with load R. The two generators in :he. 
canonical model of Fig. 11 are identified by 
-V 
E --
0 2 
,J __ -..:;V_,,-
(l-D)2R' 
(31) 
~e now derive the same model but this time 
using the equivalent circuit transformations and 
path b in the Flowchart of Fig. 1. 
After perturbation and linearization of the 
circuit averaged model in Fig. 7c (With R -0, 
ftc·O) the series of eqUivalent circuits 01 Fig. 12 
is obtained. 
tI/ f ' VI • I :JJ :J~ D', f v • ., _. t .. l·t ~·jf £fL . [ffi' 
Fig. 12. Equiv.~J,ept circuit transfoI1lations of the 
final circuit averaged model (a), leading 
to its canonical circuit realization (c) 
detllonstrated on the buck-boast example of 
Fig. 7c (with ~'.O , Rc-O ). 
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The objective of the transfcrmations i. to 
reduce the original four duty-ratlo dependent gen-
erators in Fig. l2a to just two g~nerators (volt-
ace and current) in fig. l2c which are at the in-put port of the model. As these circuit trans-formations unfold, one sees how the frequency de-pendence in the generators arises naturally, as in Fig. l2b. Also, by transfer of the two gen-
erators in Fig. 12b from the secondary to the primary of the lID transformer, and the inductance ~ to the secondary of the D':l trsnsformer, the 
c .. cade of two ideal transformers is reduced to 
the single transformer with equivalent turns . 
ratio D':D. At the same time the effective filter Detwork Le , C, R is generated. 
Expressions for the elements in the canonical 
equivalent circuit can be found in a similar w"y for any conVerter configuration. Results for the 
three familiar converters, the buck, boost, aad buck-boost power stages are summarized in Table I. 
~.,clr 
IHJI 
~ .. clr-
1 .... 1 
l'able I 
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4f 7 {- .. '1ft -v I (, ~.D)l (1-0)'1i 
Definition of the elements in the 
canoaical circuit model of Fl .. 11 
for the three common power stages 
of Fig. 7. 
It may be noted in Table I that, for the buck-boost power stage, parameters E and J have negative Signs, namely E c -v/n2 and J - -V/(D'2R). However, as seen from the polarity of the ideal D':D transformer in Fig. 12c this stage is an invertiag one. Hence, for positive input dc 
vol'tage V g' the output de voltage V is negative (V < 0) s~nce V/Vg a -Din'. Therefore E > 0, J > 0 aad consequently the polarity of the voltage 
and current duty-ratio dependent generators is l1o~changed but is as shown in Fig. l2c. More-
over, this is true in general: regardless of 
any inversion property of the power stage, the polarity of two generators stays the same as in, Fig. 11. 
S.3 Significance of the Canonical Circuit Model 
and Related Generalizations 
The canonical circuit model of Fig. 11 in-
corporates a-II three basi c properties of a dc-to-dc converter: the dc-to-dc conversion function (represented by the ideal u:l transformer); control (vIa duty ratio a dependent gene~ators): and low-
·pas. £iltcring (represented by the effective low-
'"11 .. 8 filter network He(s». Note also that the ~ent geaeratorj(s) a in the canonical circuit 
-.odel, e~eu lhou!:h superfluous when the 60Ui:'Ce 
.oltage v (9) is ideal, 1s necessary to reflect 
the in!lucfuce of a nonideal source generator (with 
.0000e internal impedance) or of an input filter (7) 
upon the behaviour of the converter. Its presence 
enables one easily to include the linearized cir-
cuit model of a switching converter power stage in 
other linear circuits, as the next section will illustrate. 
Another significant feature of the canon-ical circuit model 1s that any switching dc-to-dc 
converter can be reduced by use of (23), (24), (27) anJ (28) t~ this fixed topology form, at least as far as its input-ouCput and control prop-
erties are concerned. Hence the possibility 
aris-l!s for use of this model to compare in an easy 
and unique way various performance characteristics 
of different converters. Some examples of such 
comparisons are given below. 
1; The filter networks car, be coopared with 
resp2ct to their effe'ctiveness throughollt the dynamic duty cycle D range, because in general 
the effective filter elements depend on the 
Bteady state duty ratio D. Thus, one h.s the 
opportunity to choose the configuration and to 
optimize the size and weight. 
2. Basic dc-to-dc conversion factors Ul(D) and ~2(D) can be compared as to their effective 
range. For some converters, traversal of the 
range' of duty ratio D from 0 to 1 generates 
any conversion ratio (as in the ideal buck-
boost converter), while in others the conver-
sion ratio might be restricted (as in the Weinberg conVl!rter (4J, for which .!'~)J'a). 
2 
3. In the control section of the canonical 
model one can compare the frequency dependences 
of the generators e(s) and j(s) for different 
converters and select the configuration that best facilitates stabilization of a feedback 
regulator. For ex~mple, in the buck-boost con-
verter e(s) is a polynomial, containing 
actually a real zero in the right half-plane, 
which undoubtedly causes some stability 
problems and need for proper compensation. 
4. Finally, the canonical model affords a 
very convenient: means to store and file infor-
mation on various dc-to-dc converters in a com-puter memory in a form comparable to Table I. Then, than\s to the fixed topology of the 
canonical Tlrcuit model, a single computer pro-gram can be used to calculate and plot various quantities as functions of frequency (i..put and 
output impedance, audio susceptibility, duty 
ratio to output transfer response, and so on). Also, various input filters and/or additional 
output filter networks can easily be added if desired. 
We now dis{.lIss an important issu!'. "hich has been intentionally skipped so far. From (27) it is concluded that in general the duty ratio dependent generators e(s) and j(s) are rational funct:ions of complex frequency s. Hence, in 
seneral both some new zeros and poles are intro-duced into the duty ratio to output transfer function owing to the switchinc action, in 
addition to the poles and zeros of the effective filter nctwork (or line to output transfer fun-
ction). However, in special cases, as 1n all _ 
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tho ••• ho\l(\ in TAble l. the frequency dependenl:e 
a:iCht r.dllcc si)llply to pOlYllomials, aud even ful'-
ther it lIIiliht sho'" up only in the voluge 
dependent: generAtOrS (as ill tlIC boost, or buck.-
boost) aud reduce to a conSl;lInt (f.,(s) .E 1) 
for the current generator. NevertHeless, this 
doe. not prevunt us from moditying Any of thue 
c1rcuitll in II IoIny thllt 1oI0uid i!)(hibit the general 
result -- introduct.;l.on of both additional ~eros as 
\/ell a. 1'0111$, 
Let U!I l\OIol illustratu this general nsult on 
1\ .imple modificatiOn of thll fam:i.Hnr boost cir-
cuit. with a resonant LI,Cl circuit in .. cries 1oI1th 
the. ;!.nput inductance L. 1111 shown in Fig, 13. 
)·ig. IJ. 
~" 
~Iodified boost circuit DS an illlll1tJ:'lItion 
of general frequency behaviour ,of the 
f,enel'lltors ill the cIlUonicn1 circuit lllooel 
of Fig. 11. 
By introduction of the cllnQniclll c!t"cuit 
model fat" the boost POIICt' sellge (1:01' tht: d.t'cuit 
t;I' the t";ight of cross section I\.A') And use of dAta 
bom 'l'Iahla 1:, t:he equivllli!nt: .averagud circuit 
model of ~'.i.S. 143 is obtained. ThUD. by .applica-
tion of the eq\l;!.valent circuit .tr:tn5£onnntion as 
outlined prnv;!.ously, the averaged model in the 
canonical circuit form is obtained in FiS. 14b. 
As can be secn from Fig. 14b; the voltnue 
generator has .. double pole at the t'ClSODnn.t £t"e-
qUe.ncy (ltr- INLICI o! chll. pa'tallel LltCl net~ 
work. 1I0~'IVe't. the uHeccivQ filter transfer 
lunction has n double ~uro (nUll in maglll.tude) at 
preeisely the sallie location such that: 'the two 
6) 
Fia. 14. 
c 
c 
11: J 
Equivalent eirel!:!.t tran!J(ot1llnt1oa leading 
to thll eallon:ltn.l. c.irl!uit model (b) of the 
circuit in Fig. 13. 
pairs c({ectivcly c;an~el. Henct:, the l'esonant 
null in the maunitud~ response, ~hile present in 
the line voltn~e to output transfer function, is 
not seen ill the dlllY ['atio-to (lutput trans£t>[' (unc-
tion. Therefore, the pOll.itivt effect of rej"ction 
of ~crt41n input rrequcncie~ uround the reson.nt 
frequency W is not ncco~pnnicd by ~ detrimental 
eHect on dill loop gain, IJhich 101111 not con-
tain a null in chll mAgnitude respons.:, 
'1'hb cXjomple dcmOllstrates yet An¢cher impor-
tant llSpllct of modulling loIith use of the ilvt:raging 
technique. Instead of applYlt\& it direl:tly to the 
IoIholll circuit in FiS' 13, \.Ie have instelld impJIl-
mented it only 1oI1eh respect to thll stot"ngc 1l1tll11(!nt 
netlolork vhich ilffectively takes pan in the IIvitch-
ing lJction.nl\llIely L, C, and R. Upon substitUtion 
of the switchnd part of the network by the averaged 
c:it"cuit modill. all ott\l~r l:l,n"lIt" ci'rcui ts of the 
complete model at"e t"etnined ns they appenr in th~ 
original dr<;\lit (!luch as Ll. Cl in Fig. tll.I;. 
Agllin, the cun:ent senuratot" in Fig. 14l\ h thu 
one \.'hich reflects the effect of the input resonant 
circu.i.t, 
. In the next section. the same property i~ 
clearly displayad for a closed-loop regulator-
converter loIith or loIithout the input fi1cin'. 
6. SWltCllING HOnE REGULATOR ~!ODELLING 
This seetion demonst"ntel:< the eaSe w1th 
o:hich the differllnt COnv~l."t<:r t:i'tcuit models 
developed in prilvious sections can be incorpornted 
into morl) complicated systems :;uch liS II s\.'itching-
modo. t"egulR tor. In addition. 1I bd,et' discussion 
of modellins of nmdulatolJ sta~ilS in senoral .ts 
included, llnd Acotuplec:e gencl:"lll s\.litching~llIodn 
regulator circuit model is givcn. 
A gencral t"nprescntation oC R switching-modo. 
t"e&ulator is sho""" in Fig. 15. For concrctcne.ss. 
the switching-lnOde convll.t'tc\" is rCl're.sentcd by a 
buck-boost powe.r stngu, .and the input und possible 
additional output liltnr a'te rept'l!scnt;ed b)' R 
J'!,. 1.5. General switch;!.ng-mode regullitoc with 
input lind output Hltel's. The block dill-
ar ... 1. general. und singln-section LC 
filters lind II Qllck-boost converter ilt'., 
.hown a. typical reali:ations. 
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aintlc:-section low-pass LC configurlltion, but the discussion applles to an» converter llnd any 
filter configuration. 
The m:d.n diff.iculty in anllly~:l.ng the Ii\.'itch-ing mode regulator lies in th~ modcllin~ of its nOn-linear part, r he s\Jl.tchinr-01ouc converter. How-
ever, We havc succeeded in prc\'ious silctions in 
obtaining tha sm~ll-~lG"~l lO\J-frequrncy CIrcuit 
model of any "two-scate" 5"'1 tcn:!.n~ dc:-to-<Ic con-
verter, operatinR 1n the cont1nUQUs conduction 
mode. in the canonical circui t fom. The output ftiter is sho,-", separately, t.o cmphasi::e tnl! fact 
that in avera~ad modellin~ of the suit chinA-moue 
converter only the 2tOrt\~e aleOH!nts "'hich nr~ 
actually involved in the s\Jitchil1f. :Ic::,ion need be taken into account, thus mini~i::ing tho effort in its model lin£:. 
The next step in development of the reg~+a­to~ eqUivalent circuit is to obtain a model fo~ 
the modulator. Thi:l is e.1S ily done by \Jr:i. tin,:; ~.n 
expression for the essencial £uncti.'Jn of tht: lUodu-lator, uhich is to convert nn tanatog) cooc;ol 
voltaSa Vc to the switch duty ratio 1). This. e~­
press:i.on can be ",riccl!n 0 - \',:/V:u in ",h".cil, b}' definition, Vm is the range Ot control t;isnal ~equ:l.t·ed to s",eep the duty ratio over l'ts full 
range 1rom 0 to 1. A sm,d,l variation \Ie super-
imposed upon Va tharlltor(' ,roduces " C01'!"~SPQn­dins vndado!1 d • v,,/\'m in n, ",Id ch can bi!' 
lenernl:i1;cd to accou~ t: for a nonu:.iform frequency 
response as 
'l fo(s) 
<l - V- Vc:. (32) 
m 
in which fm(O) ~ 1. Thus, the control voltase to duty ratio small-sisnal transmission ~~aracter­istic of thll modulator can be rcpresllnt:ed il\ gen-~rlll by thl! NO p:lrameters Vm nnd !::\(s) , regard-less of the dutaileu Clechanism by IJhich the modu-lat;1on is nchieved. Hllnca, by sllbstitution fol.' a f!:om (32) the tvo gene!:lltors in the Clll'\on;i cal 
circ.uit model ot the switching c.Ol'\verte~ can be ~p!:essed .tn tar.:lS of che ac centrol volca&e Vc ' and the resulting model ~s chan a linear ac cqui w 
valent circuit t!ln.t 'represents che small-sii;nal 
trlUlsfer p!:ope'!:t:!.I:s of th!! nonlinear processes in the ruodula tor and conVell:t!!::. 
It remains simply to add the linear ampli-fier 4nd the input: 04,d output filters .to obcllin 
the lie: equivlllent circuit of the complete closed-loop regulato'!: as ShOIo'11 in Fig. Hi. 
The modulator tr~sier function has been in-
c.orporated in the generllco~ designations, and the 
aenerator symbol has been chan"e.d from a circle 
to Il square co e:nphashe t:he fllct that, in the 
closed-loop re~ulator, the generators no longe.r 
are independent buc lI!:e Q"llCndenc. 00 another sig-
nal in ~hc· !1=~ sy~ t!!:l.. The. c~~!\ec;t:icn £rc!!! 
point Y to the error lImplifier. via the refere.nce 
.. olt: .. ge summing node. represents the basic vol-
taSe. feedback ncccssary to establish the. syste.m 
.. B Voltage regulator. The. dashed connection from point Z indicateu a possible additional 
fee.dback seooin g; th.is second feedback siRnal, mlly 
r -;- ...... ,q.(((~_ ....... ~-.'-- •• ,......-?-
;fllt"'''/.''' 'Inti ".ou'wiutiJ" mucltf 
• 
~ Ip41/...;t~.'.~ 
,-
fig. 16. Gl!ncral s~i111-!llr>nllJ. Ole equivalent 
circul t for the switchl:1g-mode regulator Qf l-'.i~. 15. 
be derived, for e~:a:n?le, from thE) inductor flux, ic,ductor current, O~ capacitor t;urr~ut. as in Various "t",o-loop" contit;Urac;j.(,llUl cnnt are in I!Se [9] . 
Once abain the currcnt s~nerator in Fig. 16 
,18 responsible for the interaction be.c'.IIHlfI the 
.sui tc:hins~mode re gula co r-COlWe rCI! r ;lnd the inpu t filter, thu!l causint; p(!rfo~t:\~nce degrndatiQt\ andl 
or stability p:,oblcl!!:l \J!Ien an arbl.t::'llt'y input 
filtar is ndth:.!. .he problem of hQV proparly to design the input filter is treated in detall in [7J. 
As &ho~~ in Fig. 16 "'e hnv!! succeeded !n ob-
taining the:: linellr circui t c,ode:: t Q ( the complete 6",itchtl\g mode-regulat:n'. Hence the ",ell-known 
body of linear feedback theory can be used for both nr.alys:i.s and de.sign of this type of regula-
tor. 
'7. CONCLUSLO~lS 
A general me.thod for modelling power stoges 
of any SIJl tching dc-to-d~ converter h.1s been 
developed through the state-Ipoce ~pproach. nle fundamentnl step iu in replnce:n~nc of the DCilce-
space descriptions of the t'.lO sIJicchad netwDrks by the:i.r average ovcr the s'(ns:\le s\Jitchins period T, \'~1ich results in <l singl\! continuous stilte-
space equation description (3) designated che basic averaged star_-space model. The es.ential 
.approximations made are indicated in the Appen-
dices, and arc ShO~l co be justified eor any 
practical dc-t.o-d -= swi tci1in S cenve nc r. 
The subsequent perturbac10n and lineari-
zation step undcr the small-signnl assumptioll (l2) leads to the finnl sCute-space averaged 
model givcn by (13) atld ~l4). These equatlot\s 
then serVe us tht! bn~il' for d''V(l1nrmc>nt ot' the ~OSt importane qualitativr r(l~ult of this "'ork, 
'tile CB.:lo:t.ical Circuit. tlodcJ. of Fig. 11. Different 
convertf.'rs are npr<''1ented !limpl>' by an nppropri-
Ate set Qf fonuulas (:?7) nnd (28» for fOllr 
clement:$ in th.!.s ~el\ernl ~'ll1t\,,11cnt cit'~uit. ll .. ~­
aides its unificd description, o~ \Jhich severnl 
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·example. are given in Table I, one of the advan-
taces of the canonical circuit model is that 
various performance characteristics of different 
.witching converters can be compared in a quick 
aDd easy manner. 
Although the state-space modelling approach 
ha. been developed in this paper for two-state 
switching converters, the method can be extended 
to multiple-state converters. Examples of three-
statc converters are the familiar buck, boost, 
aDd buck-boost power stages operated in the dis-
continuous conduction ~ode, and dc-to-ac switch-
ing inverters in which. a specific output wave-
form i8 "assembled" from discrete segments are 
examples of multiple-state converters. 
In contrast with the state-space modelling 
approach, for any particular converter an alter-
native path via hybrid modelling and circuit 
tr.ansformation could be followed, which also ar-
rives first at th~ final circuit avetaged model 
equivalent of (13) and (1<4) and finally, after 
equivalent circuit transformations, agai.) arrives 
at the canonical circuit model. 
Regardless of the derivation path, the 
. canonical circuit model can easily be iI1!:orpora-
ted into an equivalent circuit model of ~ com-
~1ete switching regulator, as.illustrated in Fig. 
16. 
Perhaps the most important consequence of 
the canonical circuit model derivation vi~ the 
gen .. ral state-space averaged model (13), (1<4), 
(23) and (2<4) is its prediction through (27) of 
additional zeros as well as poles in the duty 
ratio to output transfer function. In addition 
.:frequency dependence 1s anticipated in the duty 
ratio dependent current generator of Fig. 11, 
even though for ,particular converters considered 
in Table I, it r~duces merely to a c.onstant. 
Furthermore for some switching networks which 
would effectively involve Dore than two storage 
elements, higher order polynomials should be ex-
~ected in fl(s) and/or f 2 (s) of Fig. 11. 
The insights that have emerged from the 
gel).eral state-space modelling approach suggest 
that there is a whole field of new switching dc-
to-de converter power stages yet to be conceived. 
This encourages a ren·loIcd search for innovative 
circuit designs in a field which is yet young, 
and promises to yield a significant number of in-
ventions in the stream of its iull development. 
This progress will naturally be fully supported 
by new technologies coming at an ever increasing 
~ace. However, even though the efficiency and 
~erformance of currently existing converters will 
increase through better. faster tranSistors, more 
ideal capacitors (with lower esr) and so on, it 
vill be primarily the responsibility of the cir-
~t dt!signer and invuntor to pUl th.,se compollt!nts 
"to best use in an optin13l topology. Search for 
~ circuit configurations. and how best to use 
~resent and future technologies, will be of prime 
importance in achieving the ultimate gonl of ne.r-
ideal general switching dc-to-dc. conllerters. 
(lJ 
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,M'I'EN Dl cr.s 
In th~~ t\",q\I~Ql:U Qf ~\tll'''\luit:i:~ lH!\,\~t;:ll" of thO;! 4lurl~tiolls r~ll\l .. ll to ~\\\\r,tJ.t.uticm oI thO;! two 
avitchc:d I\\~ucls (1) by thl.! St;l\tll"{\pilCIl dllll(:'l;';i.l'" 
tiOl\ (.:I) lIXt! d:i S C\I<l,Hld. 
111 ,Applmd;!~ .... l.t ill b-ri.t)!ly iQd:icl\~i'll for 
.. Iliruillificd 4\IH'IlC'nlOIIS "'~;\Iul'l<l nil'" ~h<1 conolla~ 
tion 11l!~\.'1l1l\\ th~~ llt;aCIl-Sp;\C'u l\V\ll"U.~;1.n!; lit.el' lIj\d 
the .:thliHll' appl'C'l-i;\l\\lItlQ\\ (,f thi,1 {lInulInHllltlll I.~~q,,.;'i, 
.iN l)!Hllhli.siwd. ~I\ <\l'p.mdi~ II t.llu I},xacl; \I.e 
i:Qnditionsl \'!h;t~h 11ft' !;tlnel.a.l;!,}' diI\Hmd .. nl; \II) thl: .tCll~.IItlll 1\1i!lnc:~\ t \'l\lu~s I arc) sl\l)wn to r.tjlh\t~e 
undl!l' the S.allle: J inl!lIr appt'Cl.ltil\I.'\t;i.ol\ N thQSIl 
obcnill!:d INI\\ (i), r~\ .\f\p<lnc!.i:lo: C it i~~ d('1l101'" IItl;'lttl;ll l\()ch anl\lyt:j,~,~.ll~ -l\nJ '11\anl:itat;\,,'ds (nUllledClIlly), lQr I\. tYPi':l\~ ;'¢t; or IHlrlUI\\ltlil' 
vII1\\i:tl for 1I l~.;lO,\'lt:; ~O\Jill; ~r;~~Il. that 'tilt: .1.JMiU' ~pp1.'())d.mat;tCln 1;).1.' till) .(lIndm~.:\\ltlll \l\l\c:r~): is 
-equ;i\lllliHH to !" ,,( f,.. '~h~l:u Ie ;1.$ thu <l.lfl)\':t:;t\!i:! 
cOPler .t'rllqlle\\I:'); \.'If tllll 10\1-1'as;; .f.th\lr lind Il< ~H c;hr) sld,tchins. il','q\\1:'\II:)" Th;tr. :l:1\t;qunlil:¥ :iff ~ ]:)111::11 connuct:C'Q Veth thtl cont\:i.tian fOI" loW' Quq)\lt vQltar,e \':!.l'p.llli UIIO l\qi\1:1t does l\Q~ :l1\\\ltHlt\ 
any iliguiUcll\\ ~ \'<1$ trint;j,on 1.)1\ thot Qutlilli.:cl 
.()(h:llJIIS N'ocildul"l!, 
,.Al'}'f,NDL\': ,A 
The fund lIIUlln t. a 1. l\P1\t'l)lCiu~"\ l:lCln ill thot sl;1I tOlt-1ol11aCIl ~~!UiihlI~l\C~?,~'S.h ' --
l~t: lilt: two 1i"1l1l\:' t'Y!ltellls bil dc:~.c.rl.\lt\d by 
~h<; t';)(nct solwc;i.clI\s of tll;:!:c: ~tlltl:~611nc.ct equllt:io't\s 
Al.'e: 
l'hc ~~tl\tI!-\'al';bb1~ VllctOl' x(t.) il: coni;:inuQI\s a~~N.Hl tha 5\1;i:\;l:lli\\!i illStl;lnt:. t()~ .a&nd IlQ~ 
(34) 
~(l'-'Id) d'A.,T dAl't X(l) - l\. xC!:Q> OJ 1\ ... ~ :x(0) (::IS) 
SUI'I'OSIl thll.t chI! follolJint .Pp'(ol(;l\\\lIIt:i()n is 
'nQV :bll;l:Q(hJc~d intQ (::IS) ~ 
d'AT dA, l' (dA +t\1A,)'l' 
-"2 1. "'. l ... It i: ",11 
.:r_uls;inll ..in .all ~Pl't'OX:i""'tll tI<l.lutl.OIl 
3(1') 1\1. 1\ (~-+<\ t,A;l):r ~(O) 
(36) 
(7) 
HOWCIVU'(, chi. :b th~ sill\'lll .Il thl! solut:ion 
of tlll! .(Qllt)\J!IlS limlI~t lQllltl!Jl1 «:1\111l1:1.011 for 
.:.;(1') ~ 
'rlH~ lll\\t nl,,,k\ \,:.lS} h, thill'lIfo!.'". till! l\\,iH'lH!«d lIIo11'll Qbtllillil\\ .fNm tllil. tIl" :1\,-'/ Cllh"d U\(ll!ul!l r.:1\'i!!\ hy (3J) Rnd 11 VAlid pt'o¥id~d al'l'r~.tmdtiQIl (36) I. 
"'flU sl\~J.~[.\\ld. 'th:j,~hl so. H tlhl f(dl()\lll\~ 
UMi\t:' ,1P\lN1>1U1;\t ion:! \'If tltl' flll\Yllll:t'l\t,ll ""'.t\·1~us holJ~ 
dAl'l' 
i\ ~ I ~, ,1.\1' 
dtA~'l' (J9) 
II • ~ I + dIAl' 
In IlSStHIII\) , (Jci}!:l lha ft l'St IIPl'n'l-:i\\\l\ tiN\ Co 
tnt) 111QI.'e i.'IHIIH;!\l \'Nl\llt l\ak,,~-Cmll\lbitU .. UI\\\f;dt)t'tr llud.t:\ (;J 1 ~ 
~ 
,,'t'" CdA1+t.I'A1)1' -+- clq;e''lAi!''A~l\l)''I:~-+- '" (40) 
",-hure 
II '.\2'1' OA1" t\ {~ 
l\~ne(' •. l<him t\.'(\ \\ll\tri~N\ art' t'(lnl!l\\ltntivu, thi!t. il.'l 
.AJ.A", .. ,l..:r-'.l' then ,\ .. \\Al. + d 'A~ mId (:l6~ ht:~<:l\\\iHI 
afi ~IIQt r~~\I1t. 
Wi) \\0\.1 d~l:'i\'~ t;h~ t\~IIQt; ~tnud}' .. !;t:i!tft Cdc:;) 
l;Ol\cl;{, tiQI\ from thu RetH't'31 llt'l tQM!;lHH~i}. dttllcr.i I\~;l.on 
of: 1:1111 t"'\;1 ~,d,t('\\I.',1 l!i.rC\Ltt lU.:\dti.\r., 11it: ~ .. ~l b" chct !1t;lI.t;(~~\t"riaUl e vile tl:ll' f(\\' intcl'\'al 1'1) (O<t<:t: l) I\\\d l( .. Xl that (\;II: ~l\tt1rvl\.\ 't'.\)'(t
o 
<:t..;'l'). 
U} l.n~\ll'\'al l'~{(t n '~'1') t 
X" .. A.,x ~, 1)\1 (4~) 
",," " 
.A t :Xl(~) .. ~ 1 ;:(:1(0) -t "I)lll.(,,)l! 
",)1: 
xl(t) .. It ' xlltQ ) + ""l\2(c;.;to)b 
o 
~l "'1 "I:'Odd~d :tIWQt':\1~ 1\\l\(:t·.tC:\l~ A1 • "'2 ;:xi& t, 
Solllt;i,cHUt (41) t:N\Udn two yeT;: ul\d~t;~r\lli\\~d t:(1n!ita"t~ 1 ~l (0) ;l!\<l It, (til)' \,/(\ thet'ilfQ"" iln{lMtl 
t."'Q bQ\lI\1Ja l'y t:C)\\ILl U lm~ ~ , 
.1·.
··'· 
. i 
-:7 ' 
'r.· :~, 
I 
I 
I 
i 
·-.-............. m ... H...-..... ' .... __ ,.., H!t"'.-._,.,..,...,..~ ... ""-~~,.-...... _ .. ".".,.'" ______ . 
a) the vector or ':Catl1 variable:& is 
cuntinuous across the slolitching instllllt to' 
.:ince the inductor currents and capncitor 
voltage. cannot change instantaneously. 
Hence 
(45) 
b) from the ste:ady state: Tequircment. 
all the state variables should return after 
period or to their initial values. Hence: 
X1(0) - X2(T) (46) 
The boundnry conditions (45) and (46) nre 
Uluatratcd in Fig. 17. where v(O) - v(T) , 
i(O) • 1(T) lind iCt) and vCt) nre continuous 
across the svitching instant to' 
" 
C·f·~ff.; ""u.r 
(V.II.) 
, 
, auT' '* D-cJI 
:/ o 
aIr 
U' • .tlKI...,.. ",,..,,.,.r 
1"'~I"~.l 
tt",,# 
Typical stute-vll.!'iable time dependt'lIcl! 
r 
'Fig. 17. 
over a single period T in the steady-state, 
for the boost circuit: nUlllericnl cXllmple 
vich f.s -lkll~. 
Insertion of (45) and (46) into (43) results 
.in solution for the initinl condition: 
D'A T DA T n'A T 
X1(0) - Vg(l-e 2 e 1 )-l(e 2 B
1
(DT)+B
2
(n tT»b 
(47) 
A. seen frolll Fig. 17, the average values of 
inductor current nnd cnpncito1.' voltal~1l could bll 
found by integration over the period 1'; in 
"':'~'tll'~:;::::':'l~ ::;:::1 i, f •• ". f';:~l 
Henc~. by \,Ise of (43) through (47) in (48), the 
inte&\'atio(L CQuld be carried out and the .. ..xvlicit 
•• ,1Ution obtained as 
.:in 'which the .c:.tual c.xpressioncou.ld easily be 
'found (6)'1 
(49) 
For the boost circuit example. 0.£ Fig. 3, 
aDd vith parllml!ter values Vc • 37 • .5V,D - 0.25, 
:at .. 0.460, Rc • 0.280, 1 •• 611111, C - 45l1£, and 
Jl .. 300, the oUtput: dc voltage obtainl!d. {rpm (49) 
aDd the initial inductor current :1.(0) £1'0111 (47) 
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PI. EOOl\ ~UAUTf 
are plotted as [unctions of switching (requency 
fs • lIT in }'jt~. 18 via a CQllll'ueer \'I rogrllUl, 
As seen Crom Fig. J.8, lhe I'oint IoIhete the initial 
inductor cUl'tQI\l beCO"ltlS :.erQ detel1llinos thl! 
boundary betwuoll contilllloUS :tnd discontinuous 
.... trwl ~ >fOOIf,. 
I ... ·II'} 
pHf."r/.,." tuu.~t 
(A ........ ,) 
10 
10 
/---
I 
I 
I 
t--
I 
(O"tl~"'hiJ. r .. "' ..... tiu'l., 
,..-[,utt 
• 
a 
It la./II.r Jw-tt .. 'Ht\f 
I"t""<r /. 
Fig. 18. TYpical dllpcndcnce of the steady-stnte 
(de.) conditio')s (OUtput: \'oltll&e) on the 
.witchinl\ h'cquilnc}' f, in thl! continuous 
conduction region (toSthn right. of flhc 
dotted line). 
conduction regions. It is nlso evident from Fig. 
18 that thu C)UQ1UC dc volc~gl~ c\\I.1llg!.'~ ~ith switch-
ing frequency .is' pnrc:iculllrl~' \"h<.'11 ls btl comes 
close to f c ' the (lU(lctive filter cornul' £ru-
quency. 
If the. l:!ncnr Ilpprmd,ntll ti,~n. (39) nrc 
substit\lt~d :i.ilto (/19) , th('. fil':.;t-ot'(\Ul' np?l:'o~i­
mation of che de stnte~\'c.ctol' X bccolne$ illdc.i1(\lI~ 
dent of T, nSUlcly 
(50) 
whiCh is cquivnlilnt to the state-spnce avcrnr,ed 
result (13). 
For n given !a"itchins fl'l!qucnc:)'. one CIIIl !llld 
the initilll condition xl(O) ,1nd, with usc of (43) i 
plot '..he tinte dl'pcndullCl! of the stnte vari .. blcs 
during 8 period T to obtain the steady stllea 
.. witching l'ippli)., for thu stlme I\Unll)l',icnJ. c.l<.;IDl\lle 
fol' thu uQQstp0l.'ur stnge, and with switching 
fl'eq4cncy f. - 1 kHz.. (point A on Fig. 18). 
6ubstnntinl ripple in thu output: voltnr,a nnd 
inductot' cun:ent is ObScl'Ved as dClUonsCl:at('Q by 
Fig. 17. HOlo/ever, if all co\\uitiol\s nrii rc tllilled 
but the s\oIitching fruqucney is increased to 
III - 10 kH~ (point 1l 'Oil l'iS' 18), the plot of 
Fig. 19 is obtained, Etom\Jh~ch it i:-; i!vidullt: thnt 
the llwitching 1'iPl)l~ Is S\.lb$t,~ncl:lny l'educed. 
Moreover thl! SClltl! v"d~blQS shol.' very scrong 
linc:ar.ity in the ti.'O illtcrvulr. Td ond Td I, This 
ill by 1\0 mcnns nn Ilccidunt. but: <1 consequence 
of the fllct that line'll' nppro:dmntionll (39) are 
well sntisfied at polnt B sinai! f~/fc • 43.5 )~ 1, 
a. verified ill Appi!i\t\ix C. •• 
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Fig. 19. 
I 
I 
I 
I 
1 
I o.~S r Q D-U./S 
'I'" 'I 
as'r 
/.- +- 10.11'. 
f.. lJD Ii. 
S.me a. Fig. 17 but vith f -lOkH:. Strong 
linearity and small ripplese.xhiblfed by 
the curve. are consequence. of e ~I + AT, 
dace f If «1-
c • 
APPENDIX C 
On the line4r approximntion of the fundruuental 
~ 
W. nov demons trate the linear approximations 
(39) for the boost c.ircuit e.xau:ple (16). in which-
for simplicity of presentatipn ~t - 0 and Rc - 0 
~. a.sumed. The two e~~onential (fundamental) 
_trices .re~ 
~lYr [' 1 
e -
o 
.~Tft -aD'T 
". .. 
a ' 
cosw n'T+--sinw n'T 
o Wo 0 
. 
(51) 
dnw n'T 
o 
sinw O'T 
o 
w C 
o 
cosw n'T- fL. slnw OtT 
o ,W 0 
where 
1 
a - 2aC ' 
2 
- a 
o 
Suppose no~ that the switching frequency 
f. - lIT is much grenter than the natural fre-
qUeDciea Q and Wo of the converter, .uch that 
III D'T<C: 1 
o and aD'T « 1 (52) 
TheD. by ,introduction of the .linear approxilUtionS 
~uationa (51) reduce to: 
~M 
e ~ I + A1M 
~D'T 
• ~ 1 + ~n'T 
(54) 
For the typical numerical values in Appendix S, and 
for fs - lOkH:, l:eplaCfllIICnt of the fundamental 
matrices by their linear approximations introduces 
inSignificant error (less than' 2:) since condition. 
(52) are vell satisfied. Furthermore, since 
u.ually Wo » a (ns also in this ca5e) , condition 
(52) hecolllcs 
lilT « 1 
c (55) 
or, witb an even greater degree of inequality, 
(56) 
where 2lffc • we - D'/r'LC is the effecdve filter 
corner fr"qucncy. 
I 
I, 
I, 
! 
i 
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ABSTRACT 
A muhod ftOIl. mode..Ui.ng ~wUcJUng conveJLteM .w 
the ciU, con.unuou.6 cOllduc.t<.on mode.w developed, wh06 e 
t..taJLu.ng po.int .i4 the wt-ift.£ed 6,ta.te-6pace lI.ep1t~en­
ta.Uo It , and who6e end 1I.~u.U.w a compiete UneM 
clJLcu.Lt model. wlUelt cOlI.II.ec.tiy lteplt~en.U au. e64en.tutl 
6ea.tUII.u, tlame.f.y, the .iltPLU:, output, and.tJulit.4 ftell. 
pltopell.ti.u (4:ta.u.c dc a.6 weU a.6 dyna.m.ic ac 6ma.U. 
6.igna.f.) • While. the me..tJlOd .i.6 gene.Jt./l.Uy appUcabie to 
My 6wUchi.ng conve./l..teJt opell.a..ti.ng .in the di.4 con.tinuoub 
c.ondl~cUon mode, .it.i.6 ex..te.tl.6.ivety .i.Uu.6.tJurted 60Jt :the 
fuel!. common poweJt 6,tagU (buck, b006.t, and buc.il-bo06.t) • 
Tlte ltuu.U4 6011. th~e conveJLteJt4 Me then e.a.6il.tj ,tabu-
.t.a.te.d OwUlg .to .tite 6.ixed equivalent c.iJtc.uU topoiogy 
06 .theM. c.aJIOn.tC.a.i c.iJtcuLt model. . 
The ou.tUne.d mWlOd ie.ndt. U6el6 e.a.6Uy to .invu.u.-
ga.Uon 0 ft the di.4 con.t.i.nUOu.6 conducUon mode .in molte. 
c.omplex 6Vwc.tUll.~ (Ca.6 cade. connec.ti.on 06 buck. and b006,t 
c.onvell..teM, bOlt example.) , .&t welt mOlLe :than one. .induc.tolt 
CUlVLell.t may become di.4 c.onUnuoU6 • 
AJ. oppo.) ed ,tCI o.the.!l. mode,e..f..&tg .t1l.cJIMqUU, tile 
ilW method c.o~.tdeJU> .tite, di.4 con.u.nuoU6 conduc.tiOll mode 
M a .\pecl.a.t Ca.6e {) 6 .tlte c.on.t.i.nuOu.6 conduc.ilon mode.. 
1 INTRODU(''TION 
Sw1tching-lIIOde dc-to-dc converters afford an 
I!!Udent ~aM of transforming power at one de voltage 
to another. There are many circuit configurationa 
capabl.e. of performing dc-to-dc conversion, of which 
the most common, are th~ buck, boost, and buck-boost 
converters shown in Fig. 1. In each converter, the 
basic dc-to-dc conversion function is achieved by con-
trol of the switch fractional closed-time (transistor 
on-time), or duty ratio D (0 < D < 1) with constant 
switching frequency f ~ liT , where T is the switching 
period. s s s 
Two modes of sWitching converter operation may be 
dlstingubhed; the con.ti.~UoU6 conduc-ti.ol1 mode (inductor 
current never falls to zero, as in Fig. 2a), and the 
dU.COn.ti.tlUOUh conducUon mode (inductor current becomes 
zero for a portion of switching period, as in Fig. 2b). 
This work was. supported in part by Subcontract No. 
A72042-RHHE form TRW Systems Group under NASA Prime 
Contract NAS3-19690, by Subcontract No. D04803-CFCM from 
TRW Systems Group under NASA Prime Contract NAS3-20102, 
by NASA through the Jet Propulsion Laboratory of the 
California Institute of Technology, and by the Naval 
Ocean Systems Ce.Dt.e.r tt!rouah MIPlt lio. N0095~77HP090l8, 
8) b) 
buck power stilge: 
boost power stage: 
v,ttgj· v'f!£rrJ"· 
buck - boo!>t power stag": 
S -V -V v,[J]].~P!Gl. 
f.ig. J. ThJtee C!o/llllon 6w.i.tch.iltg dc-to-dc conveJt.tell.6: 
a) topoioglca.l conft.igUJta..tion .independent 06 
6wi..telt lte.a.Uza.ti.on; b) blpoiM .tJulit.4.i4tOlt 
.i.mpie.me.n.ta.Uon 06 the ~wUelt 's. 
Consider, for example. the buck-boost converter of Fig. 1. 
If the energy stored in the inductor during the first 
int~rval DT = D T is completely released to the out-
put load b~~olte th3 switching cycle Ts has ended, the 
inductor current becomes zero for the last portion 
D3Ts' as seen in Fig. 2b. 
1'1,) 
F.ig. 
'ol'krdor r.lJrr<,ol Ht) 
\ \~IL slvp~ V/L 
" / r 
DTs 
....L.. __ --'-.t 
6) 
inductor curren'! Iitl 
2 • Z nduc.toJt. CUMent wave601U116 and de6.in.i.ti.olt 06 
.two condu.c.ti.ofl IIIOdu: a) contblUOu.6 c.on-
c14c.tiotl mode; b) di.4 con.ti.lruou6 conduct1. on mod~~ 329 
r 
r 
r 
! 
t 
:-+ j 
Thull the transit'ion frollt cOI\tinuoua to ditlcontin-
'Uous conduction moda is obtained by either .inCJtCa61!. of load R (hence by lowering of the average dc current I) 
or by deCJtt?a6i!. of inductrulca L or switching frequency fa' In any caso, however, the operation in the discontill-
UOUIi conduction IDOde results in fuee. different switched 
networks, as illustrated in Fig. 3 for the buck-boost 
converter <as opposed to two SWitched networks for con-tinuoua conductiOn operation). An analogous IIltUlltion 
exilita for the other two conve'rters of Fig. 1 lUI well 
1111 for a number of other switching converters. 
Fig. 3. Thlr.ee. ~u.li.tcJH!,d lle.oUD/lh-l OOIL tlte bucJ~-bOOlJ.t 
COIlVe.Jtte.Jt ope.Jta:tulg .VI :tlte. dUCOIlWHlO!U, COH-duc.tion IIIJde.: a) .t!uu16.w.tOJt Ott, diode. 066; b) .tJuu16,utOlt. 0~6, di.ode. O;;i c.) .tJuv16.UtoJt 066, di.ode. 060. 
In Section 2 an extensive overview of the complete 
structure of modelling of switching converters and regu-lators in the discontinuous conduction mode by use of the new method is provided. In particular, the steps leading to the equivalent circuit modelS that describe both eteady-state (dc) and dynamic (ac small signal) behavioul: are briefly eXplained. The subsequent section8 then give a detailed and thorougll account of the new 
method outlined in Section 2. 
Firs t, in Section 3, the procedure for modelling in discont:inuous conduccion DIOde is 'Viewed as a special 
case of that for continuous conduction DIOde [1,2,3] 
approacbes ([4]-[10]) have been eroeoaed. However, 
while all these techniques ([4]-llOJ) provide through 
various linearization procedureu the prape! linearized tranlfer functions (duty ratio .adulation d to output volta~e v nnd line voltage V to output voltage v trana-fer fWlctions), thcy arc incApable of representing the input properties of the converter, and hence fail to 
arrive. at the c.ompWe. linearized converter .adel. This iB an entirely analogous situation to that for contin-
uous conduction lIIOde [2,3], where these methods could 
not model the input properties (open- and closed-loop input illlpedallce. for example) of the converters and 
rcgulators in continuous conduction mode of operation. 1n addition, they stlAY throughout modelliug in the do-
main of equa.tioll IMtUpula.ti.OIt6 only, and thua the use-ful indght which can be gained, from Une.aJt ci.Jtc.uU 
models (as demonstrated in [1,2,3] is 101lt. Hence the primary objective of the development here become8 to 
overcome all these difficulties by extending the power-ful Itste-lIpBce averaging technique of [2], together 
with its circuit model realizations, to the discontin-
uous conduction mode of conveJ;:ter operation and finally to arrive at the c.omple.te. .e.Ule.aJt ci.Jtcu.U model. of various 
converters (like, for example, those of Fig. 1). 
2.2 New nate-space and circuit averaging metho'ds for 
switching converters in the discontinuous conduction ~ 
:rhe state-space and ci:ccuit a'If'raging methods pre-
sented in [2] are now to b,.! lluitably lDOdified to account for the discontinuoull coni.!'lction 1Il0de of operation, and the results are sUI1ImI1rized in the Flowchart of Fig. 4. • As before for the continuous conduction mode, the star-
ting model for tbe switching converter (block 1 in the Flowchart of Fig. 4) is either in terms of the &.ta.te.-6pac.e. duc..UpU,olt of che switched networks (as in block la), or in terms of lLite.aJt ci.Jtc.uit mode.l6 of the switched 
networks (all ill block lb). 
(provided t:he state-space Ilveraging step of [2] is The diife'rence, however, from the. previous descrip-properly generalized to include three O'r more structurlil tion is not only that now there are .tlt/le.e. different changes within each switching period as shown in Appendix) structural configurations within each switching period, and ttdd<..ti.ona.f. C.Otl6Vuun.ti, imposed to model special but also in the fact that instantaneous inductor cur-inductor current behaviour. Though the 'results obtained rent is Jtu.tJU.cte.d in ita behavior: it IItarts at zero are in terms of linear equations, the useful d rcuit at the beginning of a switching period and falls to 'realizations may be obtained as in Section 4. The zero current again even before the switching period straightforward perturbation and linearization steps has expired (see the instantaneous inductor current in Section 5 lead to dc and IIC ci.JtcuLt lllOdels. They waveform in block 1 of Fig. 4). 
. reOule for three common converte'rS of Fig. 1 in the 
. fixed topology, ClUIOIUc.rt1'. c1.Jtcu.U model. and are easily 
tabulated. Because of the need for complete prellim-tation of che theoretical background of the new method, 
and lack of space, only cursory eXperimental verifi-
cation is inclUded 8t the end of Section 6. Finally, in Section 7 the eomptetc»e.~~ of the obtained converter 
circuit models is reemphaSized by their direct incor-poration in ~IUUcJr.i.llg Jte.guWOJt models. 
Since the method presented here is essentially a 
consiscent extension of the technique for continuous 
conduction mode [2], the exposition will closely fol-low the format given in [2J. such that the common steps to both methodll become immediately trsMparent, and 
those that are differenc clearly distinguiShed. 
REVU:W OF THE l>I£W STATE-SPAC£ HODEl.LING 'n;CIlNIQUE IN THE DISCONTINUOUS CONDUCTION MODE 
bl..... Brie f review of existing modelling tachniques 
Owillil to the relatively more complicsted unturo of the converter operatiol\ in the discontinuous cOI\duction 1II0de. dynanlic (sc small signal) models have been lscking (even thougll vlllid modelS for continuous conduction DIOde havf.l 1I1J;l)ady been obtained) until recently several 
330 
It is actually this second differenca..which clearly distinguishes the discontinuous conduction 'lIOde of 
operation, while the first difference, that of having 
three different structural configurations, appears in 
a way to be merely incidencal. That is, in Appendix A it is shown that the state-space averaging step of [2] 
can be directly extended to include "three-state" con-
verters (converters with three structUral changes within 
each switching period), provided such converters are 
operated in the continuous conduction mode, and any 
restrictions on state-space variablell {inductor currents 
and capacitor vQltages) are avoided'. Therefore, our 
objective in modelling converters operating in the dis-
continuous conduction mode (and exhibiting "three-state" 
cOllfiguzation behavior) becomes that of supplementing this generalized state-space averaging step for "three-
state" c converters by additional constraints which re-flect the special behavior of one of the state variables, the inductor current. Hence the 9wicc.hing-mode con-
verter oreratiug in the discontinuous conduction mode (and having three structural changes) may be viewed as 
a 6pe.ci.a.t c.a.\C!. of the ordinary "three-state,1 converters 
which are free from any restrictions on IItate variables. 
nlUS the primary goal ill properly to determine these 
additional constraints and to find how they propagate through vlIrious paths of the modelling (such as paths 
a nnd b on the r'lowchart of Fig. 4) '. 
1 
1 
I 
1 ~ j 
1 j 
j 
J 
1 
1 
r 
}'rom the Flowchn'Ct nl' Fig, 4 It 15 hmlleu1ut.ely clell'C 
that:. path 1l followy a devolopment ytriccly in tU'CmIi of 
sCatu-1:I118CC equations, the stut"-,;llUc" <lve'Cul\ud model-
ling tcdmique, while che othe'C pach b proceeds in 
,\long path'" tho j\unernl oquacions (throut\h glHlernl 
nmtricel:l A , A2 , A lind vectors b l , b , anu b ) are 
'Cutained tA emphao~ze thl! fnct that lti ... outll~ed pro-
ceUUl'e ill IIpplicable to rut!! "three-state" converter 
operating in the discontinuous condu.:tioll mode, while 
along path b a particular example of the boost 0011-
ceXllls of circuit models, circuit averaged modelling, 
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verter is followed, owing to the requirement for the ~pecific converter topology along thst path. Speci-fically, for the boost power stage, Al - A3 ~ ~ are 2 x 2 matricea, and bl - b2 ~ 0, b3 - 0 are vectors. This example will later be puraued in detail along both patha. 
We now follow path a more clollely. TIle crucial 
step ia made in going from block Ie to 2a in that the 
original descripUon through three state-space equations (block la) i8 &UbBtituted by a single state-apace 
average!!. iIlOdel (block 2e). This 11 j uatified lIa fol-lows. The fundamental performance require .. nt of SWitching converters (negligible switching ripple) 
results in natural frequencies wa and fc much l~wer than the awitching frequency fs' This, in turn, leads 
as shown in Appendix A to the generalized stste-space 
averaging step. So far this would be the same aver-
aging Btep as applied to any ordinary "three-state" 
awitching converter. However, as indicated befure, the inductor current i dOeA no~ behave as a true state-
apace variable in the discontinuous conduction mode 
since it does not have free boundary conditions (but fixed at zero) which is shown to lead to the following 
constraint: 
:li. = 0 dt -
This immediately reduces by one the order of the basic stat~-space averaged model (b~ock 2a), since one of the dynamic equations (tha,t for inductor current) 
reduces to a static equatiol~. In addition to this, 
an expression describing the average inductor cur-
rent i can be found directly from the converttlr it-
sa1£ (block 1) and becomes the second constrsill!;', termed perturbation equation I, which is 
(2) 
Thus, the two ~ddLtLonal ~ofistraints (1) and (2), together with tile generalbed state-space averaging 
.tep, cQ~~letely determine the converter model in the di9Qoutinuous ~Gfiduction mode. It remains only to 
apply the standard perturbation techniques (block 3a) 
and (~n the baais of the small-signal assumption) the linearization techniques to both state-space averaged 
equations and the perturbation equation of block 2a in order to arrive at the final state-space averaged 
.model (block 4a). This model gives separately both dc and ac small-signal descriptions through general 
matrices AI' A2 , A, and vectors bl , b2 , b) of the starting swltcfied ~odels (block 11) and cOnstraints ~orreaponding to those of (1) and (2). 
Finally, both .adels (block 4a or 4b) can be used to determine the tranafer functions of interest: line 
voltage varieti2n ~ and duty ratio modulation d to 
output voltage v (bfocka 6a and 6b respectively). 
2.3 New canonical circuit model for diacontinuous 
conduction mode 
As for the continuous conduction mode, the cul-
mination of the modellina ill aidn a canonical circuit 
model (block 5 of Fig. 4), whose fixed topology (though di iferent froa the one for continllous conduction mode) has all the features necessary to present e aomple.te. ~~ model. However, thill fixed topology of the 
model for discontinuoull conduction mode came merely 
as a by-product. since for the three converters of Fig. 1 (buck, boost, and buck-boost) the ac small-sig-
nal models all resulted in the fixed topological struc-ture of the model in block 4b of Fig. 4 without any 
need for equivalent circuit or other transformations. It does not appear that this canonicsl circuit topology 
could be directly extended to some arbitrary converter. Even though this canonical circuit model is not So general as that for two-state converters [2], ~ use-ful comparison between the two canoni~a~ eircuit topo-logies can be made (at least for th~ common converters 
of Fig. 1 in both operating ~~es). 
While in the c{;(ltinuous conduction aode the effect 
of duty ratio illodulation a was represented by voUage. 
and ~~it duty ratio dependent generators at the inp~t port (hence properly repr~8ehting negative closed-loop input impedance at low frequencies as shown in [2], here in diecontinuous conduction mode there are two duty fatio depend~nt ~ generators, one in the in-put circuit (sgain, properly to model converter input properties as shown later in Section 7), and the other in the output circuit to generate the duty ratio a to 
output transfer function. 
The salient feature of the canonical circuit model in block 5 of the Flowchart in Fig. 4 is that both trans-fer functions are obtained using only the output port of the complete canonical circuit model, unlike the situ-
ation for continuous conduction mode where the complete 
circuit model was necessary to determine them. This is 
also why ocher methods which properly represent the trans-fer function in discontinuous conduction mode ([4]-[10]) have completely omitted modelling of the converter in-put properties. 
2.4 Extension to complete regulator treat.ent 
It will be shown in Section 7 how the linear model 
of the modulator stage can be obtained. It remains 
simple to incorporate the canonical circuit model (block 5 in the Flowchart of Fig. 4) to arrive at the linear 
circuit model of a closed-loop switching regulator oper-
ating in the discontinuous conduction mode. 
Naturally, we can now proceed from the basic state-
space averaged model (block 2a) via hybrid modelling and 
circuit recognLtion (block 2c) to arrive at the very use-ful ~au£t 'realization (block 2b). Note, however, that 
now the constraint (1) effectively leads tu ahorting the inductance L in the circuLt model since vL - L di/dt • O. ThiS, for the particular boost circuit example, reduces A word of caution, however, is appropriate here. the circuit to first order. The other constraint (2) Namely, since the very nature of ope'rat:l,on in the dis-is also easily specified (see additional constraint in continuous conduction mode is that the order of the sys-block 2b) with the help of the inductor current wave- tem is reduced at least by one, this would definitely form (block 1). The same circuit model (block 2b) could, change ths dynamics and possible compensation networks however, be obtained dLrectly from the sWLtched circuit necessary for stable operation of the closed-loop regu-models (block lb), by following the circuit averaging lator. Furthermore, if both conduction modes are exp~~t-e4 path, provided the circuLt: averaging step for "three- to take place for the particular application, the com-IItate" converters is supplemented by the afort:m,mtioned pensation network should be designed to ensure stability equivalents of the constraints (1) and (2). Again, the of the closed-loop and acceptable tranSient performance remaining circuLt perturbation (block 3b) and cir~uit for either of the two modes. Hence canonical circuit llnearLzation steps are straightforward and result in models for both continuous and discontinuous conduction the final circuit averaged models (block 4b) separately mode become an invaluable tool in the proper design of for dc and ac small-signal •. As seen from block 4b, the switching regulators. In addition, comparison of the de part of the perturbation equation, current I, together advantages and/or disadvantages between the two modes with thl! de circuit modtll, completely determines the dc of operation become feaSible, and possible trade-offs conditions, while its ac part 1 contributes to the between regulator performance and choice of parameters final ac circuit averaged model. and operating conditions is clearly displayed. 
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In summary, the new method is generally applicable 
':0 any "three-Iltatel! converter operating in the dill con-
tinuoUli conduction mode (block 4a), even though for an 
arbitrary converter the final circuit model (block 4b) 
may have different (more complicated) topology than the 
canonical circuit model for the three comaon cQnverterll 
(block 5). We also emphasize the fact that the methods 
for finding dc and ac amall-signal modeltl are c.on6,utellt 
with each other. NalllCly, for both modele we Ilead only 
the standard state-space or circuit aver.aing atep (ds-
pending on whether path a or b ill choa.n) applicable to 
any converter with .tJ11t1!.1? switched network configurations. 
lben to distingubh that the converter is operllting in 
the discontinuous conduction mode, additional reatric-
tions (1) and (2)nre imposed. Now, the dc part of per-
turl>ation equation (2) together with the dc State-space 
or circuit averaged model complete!y determine II the 
final dc model, while the ac part i of (2) helpa in com-
plete definition of the final ac small-signal state-space 
or circuit averaaed model. 
for this particular eKaaple and diacuaaed in depth, 
including det.ermination of the boundary between the two 
modea of converter operation.. Prom the dynaaic (ac saall-
aignal) model, the two tran8fer functiona of interest 
(v(a)/v (a) and v(a)/a(a» are also deterained to enable 
compariion with the correaponding tranafer functions 
derived fro. the final circuit averaged mouel for the 
boost converter presented in Section 3.3. 
We fiut define the time-domain description of an 
arbitrary three-atllte swLtching converter operating in 
the discontinuous conduction moue with the help of }'ig. 5, 
which diliplays the switch drive (Fig. Sa) and instantan-
eous inductor current (Fig. 5b) which becomes discontin-
uous. The definition of the three intervals Tadl' Tad2' and 
T
s
d3 (or corrasponding steady-state quantities TaDl' TaD2' and TsD3) ia alao claarly viaible on Fia. ~. 
It may seem that the method outlined holds only for 
"three-state" converters in discontinuous conduction mode. 
This is not ao, since it can easily be generalized to 
include more complicated schemes of dlacontinuous con-
duction mode of operation. Aa an illustration of thia 
generality, consider the new clasa of switching conver-
ters of Appendix A, the cascade connection of ordinary 
buck and boost converters, which could also be classified 
aa two-inductor converters, ( aa opposed, for example, to 
the converters of Pig. 1 which are one-inductor conver-
ters) • Suppose also that the two switches lire driven 
synchronously with the same switch duty ratio D, thus 
reaulting in a two-otate converter for continuous con-
duction operation. If, however, one of the two inductor 
currents becomes discontinuous, a three-8tate converter . 
operating in the discontinuous conduction mode ia obtained. 
al 
bl 
dl11 1 dO + ~T. 
t, 
Itl 1 (Vg+';l/L slop" 
DTs ~Ts 
But now the matrices A , A2 , A3 and A would be of 4th Fig. 
order (as opposed to 2~d order for the converters of 5. Vefrin.i,UoH 06 .tJle .tUne inteJlva1.h and peAtwt-ba.U.olt Quan.tUi.u: al~.utoll ~wUch dIr1.ve.; 
b 1 .u~tantaneoU4 .i.nduc..tOIl cWVu!.nt. Fig. 1) and the final sl;ate-space or circuit averaged 
model would be of the 3rd order (reduction of order by 
one due to diacontinuity of one of the two inductor 
currents). Moreover, there is also the possibility that 
both inductor currents could become di8continuou8 under 
certain operating conditions in which C888 four-atate 
converters are generated, Therefore, the generalized 
atate-space averaging Btep (Appendix A) applicable to 
four-8tate converter8 is supplemented With additional 
conatraints: for each discontinuoua current there will 
'be two constraints impoaed analogoua to (1) and (2). 
The immediate con8equence of these con8traints i8 that 
the fourth-order original converter model become8 only 
a aecond-order final state-apace or circuit averaged 
model (with two inductances effectively diaappearing 
from the final circuit averaged moael). 
Deapite this demonstration of the generality of the 
method, We will restrict ourselves in the remaining 
Sections to the "three-atate" converter8 ill the di8con-
tinuous conduction mode since all the essential featurea 
of the method are present there. 
3 STATE-SPACE AVERAGING IN DISCONTINUOUS CONDUCTION 
~ 
Various paths on the Flowchart of Fig. 4 will now 
be followed in detail, first with 
then illustrated by examples. 
general derivation and 
3.1 State-space averaging 
In this section, the final state-space averaged 
model (block 4a of Fig. 4) is derived. first in general 
for any three-state swItching converter in di8contin-
\JOWl conduction mode, and then demonstrated on the 
id8ali~ed boost circuit example (parasitic effects not 
included). Steady state (dc) conditions are obtained 
As seen from Pig. 5, the "off" interval [tl,T ] 
is now aubdivided into two intervals-! d and T d 8(01' 
T D and T D ). While the first "on" !n~erval , rl is 
dIctated b~ ihe switch drive and is a known quantity 
(at least in open-loop converter usage), the second inter-
val T8d2 (or 'rsD2). which will be termed the "decay" interval, is as yet unknown and depends in general on 
both the length of the fir8t interval and 80me circuit 
parametera, and deacribea how deep in the diacuntinuous 
conduction mode the converter is operating. Nevertheless 
we aaaume that the decay interval T D2 exists (hence the 
discontinuoua conduction mode) and !eave it to the model-
ling procedure itaelf to reveal how it is actually 
determined. 
Por each of the three intervals in Fig. 5, there 
exists in general a different switched network (compare 
with Fig. 3 for the buck-boost converter example), which 
can be described by a corresponding state-space equation 
aa follows: 
. 
Alxtb1vg interval 
< < t l ) x· for dlTs ' (0 - t -
< < 
x· A2X t b2v" for interval d2T8, (tl - t - t 2) (3) 
< ~ T ) x • A3x t b3vg for interval d3Ts' (t2 - t s 
While for the continuous conduction mode a similar 
expression is sufficient to describe the converter, here 
in discontinuous conduction mode, (3) does not describe 
the switching converter completely. Namely, the ins tan-
taneoUli inductor current is restricted in its evol.ution 
since from Fig. 5 
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x· ,Therefl.lru (3) toget\\er with (4) completely deturmino the 
bchuv.t.or of the IIwitching converter. Howevel', directly 
frolll this description, even the determination of tlle 
steady-state (dc) conditions on an exact buia aight be with additional constra~nta 
8 very difficult (if not insur.ountable) taak, and .are-
over the tremendous complexity of the rellult DlUy be un-
necessary. In addition, the direct perturbation of (3) 
di • 0 
dt 
(9) 
and (4) to obtain the dynamic ruponse of the convertel:' ) (10) 
would become by an order of magnitude IDOre difficult if i· i(vll,v, dl , L. Ts 
not vil:'tul1lly impossible. Our objective then bUCOlIII!lI, The two additional constraintll (9) and (10) .adlfy the 
a8 it was in [2] for the continuous conduction ~de, to ordinary averag~d model (8) to acco\~e for the dill con-
replace the odginal converter deacriptioll through thrue tilluity of the illductor current. '1'hill 110del (block 211 
state-space equatiollQ (3) bY a single state-space descrip-ill the Flowchart of Fig. 4) ia the atarting point for all 
tion Which will accuratley represent the evolution of the other derivations (both state-space and circuit-oriented) 
state-vector at the switching instants. It ill also dellir- and re resents an averaged model ov~r a single period T • 
able that the additional constraint (4) be appropriately p II 
accounted for to modify this averaging equivalent. but Note, also from (7) that the caluclation of the 
in Buch a way as to interfere the least possible with its average inductor current i is actually based on the assuap-
orderly l'rocedure. tion of the linearity of the inductor current wavefora 
(triangular waveshape in Fig. 5). However. thill does 
not pose any limitations at all, since the linearity of 
the inductor waveform is again a consequence of the small 
s~itching ripple requirement and therefore consistent 
The first task is accomplished by application of the 
generalized state-space averaging atep for three-state 
converters (Appendix A) to (3). Which results in a single 
atate-space description 
with the same basic assumption made in the continuous 
(5) conduction mode. 
Note, however. that t.his continuous description is Ii 
C.Ont.i.ttUOub e.QuLvalC?lLt to the originally derived approx-
imate discrete syatem [1]. Hence the definition of a 
discrete derivative [1] trl1nsfo~ the constraint (4) 
into 
di i(Ts ) - i(O) 
-(n'1' ) • • 0 dt s Ts (6) 
It follows that the inductor current in the equi-
valent continuous system (5) c.e.~ e4 .to be. tt .Owe. ~ta.te.-
4pac.e. vaAiabfe., since according to (6) it haa lost its 
dynamic properties. Nevertheless. despite the zero con-
straints i(nTs ) ·0 and di/dt(nTs ) ·0 for n .0.1 ••••• 
a line voltage perturbation v (as aeen in Fig. 5b) dOe4 
cause a perturbation of the iAstantaneous inductor cur-
rsnt (ehown in dotted lines on Fig. 5b) ~rom its atsady-
atate wavefora (heavy line in Fig. 5b), ~hich in turn 
resulte in a corresponding perturbation v of the output 
steady-atate volta Ie. Note that there ie aleopertur-
bation of the average inductor current i (defined in Fig. 
.5b for interval (dl + d2)T when instantaneous inductor 
current i(t) ie dirfereftt froa zero) from its eteady-
atata average current I. Thie ie in IIharp coneraat to 
the eituation in the continuoue conduction mode where the 
average inductor current do£4 not change. under any a .. ll-
.ianal perturbation, but rather initial and final con-
ditione 1(0) and 1(T
e
) change eccordinily to accommodate 
perturbation. Here, i{O) and l(T ) are fixed at zero. 
and the averalle inductor current fe the quantity which 
reflecte the effect of introduced perturbation. 
Since the oujective in modelling the dynamic per-
formance of the converter is faithfully to repreeent 
departure 'from the steady-state, we introduce the average 
inductor current a. a substitute for the IIlos t " state-
'/ariable (the instantaneous inductor current). But, 
rather than change the symbol. we aasign to the same 
designation i thi. new meaning. Then froa Fig. 5b we 
obtain 
(7) 
334 
and deaignate it p~Wtba.ti.OIl e.Qua.ti.on 1, for reasone 
which will becOlll!! apparent later. Naturally, the other 
constraint (6) for this average inductor current i is 
maintained (aa seen also from Fig. 5b) and we finally 
obtain the ballic lItate-space averaged model for discon-
tinuous. conduction IIIDde: 
w_ now con8id~r first the simplest possible CSBe, 
deteraination of the basic dc conditions in the steady 
state regime. In the steady state all quantities become 
dc quantitiell and are denoted by capital letters. that 
is, d • ° - D. d2 • °2 , d3 • D3• V • V , x-X. The averaie inauctor current i ~ecomes tie ~tfady htate 
averaie inductor current I (sea Fig. 5b, for example) and 
the steady-state vector X • (1: V ••• ) • Since then 
dX/dt ;; 0, the state-space eq'~ation (8) reduces to tluJ 
linear algebraic system 
where 
AX + bV • 0 g 
A • D1Al + D2Az + D3AJ 
b • Dlbl + D2b2 + D3b3 
(11) 
(12) 
while the firet constraint (9) is autoaatically satisfied 
and tha aacond constraint becomes 
(13) 
It is now interesting to coapare these reeults for 
dc conditions (11),(12) and (13) with thoee for the con-
tinuoua condUction IIIDde [2]. For e .. ier correlation of 
tha~e resulte, the notation dl • d and Dl • D henceforth will be used interchangeably. The eteady state vector 
X is the aolution of the linear syetem (11) a8 it ~ai 
before in [2]. Hence storage elements (L's and C's) are 
proportionality constants in the linear syatem (11) and 
it appears as though solution X of '(11) is independent 
of thea and dependent on dc duty ratios and reeistances 
in the original model. However, since Dl + D2 + D3 = 1 
or D - 1 - (D+D ) fron (11) and (12) it follows tftat the 
steaJy state vec~or X is now dependent on ~oo duty ratios 
D (given) and 02 (as yet undetermined) as opposed to only 
D in [2]. The additional constraint (13) which expresses 
the ave.JUtge. ~tettdy hta.te. inductor current I in terlllS of 
circuit par8llleter values can now be used together with 
(11) to solve for the unknown duty ratio D2 • and hence to determine the length of the second intervaX D2Ts ' In general. then. D2 is dependent on circuit parameters (such 
as L and T , for example) and hence dc conditions are all10 
substantiaily dependent on switching frequency f. and 
inductance L. This is in sharp contrast to the contin-
uous conduction mode [2], where dc conditions are depen-
dent on duty ratio D and reeistancee only. 
I 
+ , 
In 9UIIIIIIi1ry, expJ:eBsiom, (11) .md (13) completely 
U<ltt!.rJn1ne the de conditions ill the discontinuoull COII-
d'Jetton mode, and at the aame time help to detendne 
t.he length of the second interval D2Ts ' which was unknown 
at th\~ beg.inning of this IIna1ysis. 
We noW wlIlertake to obtain tl1e dynamic model by peJ:-
turbation of the basic modd (8-10). 
Suppose that the switch drive duty ratio d changes 
from cycle to cyc:te, in addition to the line voltage 
vaJ:iation. lIence, the general perturbation equations 
x - X + x, and 
introduced 1nto the bal;ic-state space averaged model 
given by (8), (9), and (10) result in 
:. 
x -
[(D+d)A
l 
+ (D
2
+d2)A2 + (n3-d-d2)A3J(x+~) + 
+ [(D+d)b
l 
+ (D2+d)b2 + (D3-d-d2)b3J(Vg+Vg) 
with additional cons tra,in ts 
dl 
dt - 0 
1 + 1. - i(V +~ , V+v, D+d, L, Ta) g g 
(15) 
(16) 
(17) 
From~d + d
2 
+.d
3 
'" 1, w~en perturbed by (14), Wt! got 
D + d + D2 + d
2 
+ D3 + d3 " 1 or, since also D T DZ + 
D3 = 1, we finally Arrive at 
(18) 
which was then used in (15). 
The perturbed model given by (15), (16), and (17) 
is nonlinear ~wing to the presence of at least second-
order terms. 
LiM.aAi.Za.ao» !Utd 6irta.l A.tate-Apa.ce a.vc.ltage.u mouel 
OM dl.l COIJ.t.i.ltUDrUt cOllduc.ti.oll mode. 
V~lIru"ic. (ar. ':'IlI,1ft Hglh.,l ,<'>., I: 
~ _ ~bVg+a[(Al-A3)X+(bl-b3)\gl+d2[(A2-A3)XT(b2-b3)VgJ 
(22) 
subject to constraints 
(.:3) 
(24) 
where A and b arc as given before by (12). 
From (24) it a1l;0 becomes obviouB why (7) was ori-
ginally called IIpurturbat1o~ equation I. II In addition, 
since i _ [di/dt dv/dt ••• J the introduction of con-
straint (23) into (22) reduces the first dynamic equa-
£lon to a static one, from which ~he unltQowtl modul;ltion 
d
2 
can be determined in terms of v and i modulations 
and circuit parameters. g 
The dynamic state-space equation which, becaose of 
(23), became a stat.ic one, can now be dusignated "pertur-
bation equatioll II, II since it helps to determine the 
other unknown perturbation quantity a2 • Together with (24) this uniquely defines the line transfer function 
;(S)/VA (s) and duty ratio DlOdulation transfer function 
;(s)/d,s). llowever, owing to the presence. o~ constraints 
(23) and (24) no closed-form expression ia svailable for 
the transfer functions, unlike the case for the contin-
uous conduction mode. 
We conclude< this section with illustr<ltion of thelle 
general results on the boost converter. Both dc and ac 
small-signal models are then analyzed in detail and some 
unique insights into the operation of the boost converter 
in the discontinuous conduction mode are obtained. Dc 
conditions and the determination of the boundary of the 
two llloli
ell of operation are particularly thoroughly analyzed. 
c)(ampi(l.: ide.a.l boObt pOWeJl Uagc. ill dUCOIl'uJ1UOIt6 
conduc.ti.ott nwde 
For the ideal boost power stage of Fig. 1 the three 
switched networks in the discontinuous conduction mode 
of operation are shown in Fig. 9· 
a) Int~rvdl dTs: b) Interval .:12T5: 
We now make the small-signal approximation, namely 
that the departures from the steady-state values are small 
compared to the steady-stste values themselves: GR(JjR 
v 
J 
V g 
d 
« 1, D «J., 
x 
« 1, it «1 (19) 
Using approximations (19) we neglect all second (or 
higher) order terms, and obtain once again a linear sys-
tem but including duty-ratio modulation d. After sepa-
rating the steady-state (dc) and dynamic (ac) parts of 
both state-space equations (15) and constraints (16) and 
(17) we arrive at the following results for the final 
state-space averaged model. 
Stea.uy A.ta.te (d~l mode£.: 
X - _A-1bV g 
Subject to constraint 
(20) 
(21) 
Fl.g. 6. TIIILI1.I1. ~luUchl1.d ne.tlUoW 06 ,t/tei.cicat boo~t 
CDIWeJLteJl 06 F.i.g. 1 opella.ti.119 bl the. diA COil 
.ti.ltLLO~ cOl1duc.ti.ult mode... 
~'or the choice of state-space vector x = (i v) T. 
the statp.·,space equations of the threl)< linear swiLch"d 
networks in Fig. 6 become: 
:it- Al~ + hilJg for 
interval dT II 
x * A2X + b 2Vg 
for interval d2T2 
(25) 
x g A3x + b3vg 
for intili"Val d3Ts 
where 
), 
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0 0 ] Al • 
.a - ic 
b • [l 1 L 
1 1. 
C - RoC [: 
o 
1 
- RC 
(26) 
~T 
In addition to this, penurbation equation I (7) iii needed. 
However, it can easily be found fn,>m Fig. 6a a8 
(33) 
This dimensionless parameter K plays a key role in the 
discontinuous conduction mode since it combines uniquely 
all the parameters responsible for such behavior. Ano-
ther quantity which will frequently appear is the dc 
voltage gain V/V , so we define also another dimension-
les8 parameter Mgas 
t. V M .-
Vg 
(34) 
i
max v i • -- g ..Jl dT _ i(vg, d, L, Ts) 2 2L s (27) Finally, by use of (32) and (34) 1n yet unused dc rela-
tion (29), the quadratic equation for dc gain M is ob-
5b, tained The same result could have been concluded also from Fig. 
which actually represents instantaneous inductor current 
fer the boost converter (or buck-boost converter since 
b~th have the same slope during interval dTJ. 
Equations (26) and (27) contain now all that i6 needed 
to determine both dc and ae small-signal models by appli-
cation of the general result, equations (20) through (24). 
We first analyze in greater depth the steady-state (dc) 
model. 
S.teady .!..ta.t~ {del mode.£. ana.ty~.w 
By usc of (26) in (20) the following linear algebraic 
system results 
~ ~ 
0 
D2 
-L" 
D2 1 
C -RC 
+ 
[, 
V • 0 (28) g 
I 
V 
in which the quantit.ies A, X and b are clearly identified 
and obtained by use of their definition (12). The general 
remark made previously about the solution of this linear 
algebraic system (28) becomes clearly visible. Storage 
elements (L's and C's) are indeed proportionality con-
~tants, and the 801ution of (28) is 
V l+Q (29) v· D2 g 
1 V (30) 
- D2R 
Hence, the dC'conditions depend only on duty ratios D 
and D2 and resistance R. From (29) we conclude also that 
the boos t converter has even in the discontinuous> con-
duction mode the boosting property (dc gain V/V - I), 
since D, D2 are by definition pOSitive quantiti§s. How-
ever, the ac' conditions are not quite. determined since 
D2 is aa yet unknown. But, by uae of the additional 
constraint (21), as further specified in (27) as 
VDT 
1 • ...L..!. (31) 2L 
together with (29) and (30), dc conditions (and also D2) 
sre eomple.te.£.y determined. For example, substitution 
of (31) into (30) results in 
V V 2L V K HI< 
D2 - Rl • R~ • vii· D Cl2) 
s g 'g 
where the iluportant dimensionless quantity K is defined 
1111 
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(35) 
SLnce from (29) the dc gain M ia positive, only the 
positlve Solution of (35) is meaningful and we obtain 
'1 _ 1 +/ 1 + 4D2/K 
"2 (36) 
nnally. the substitution of (36) in (32) determines 
the previously unknown duty ratio D2 as 
D a ~ I + j 1 + 4D2/K 
2 D 2 (37) 
Hence, we have succeeded in expreSSing, through (36) 
and (37), two important quantities, the dc gain M and . 
duty ratio D2 , in terms of the driving condition (duty 
ratio D of tne transistor switch), and the ~~n9le 
dimensionless quantity K which solely reflects the effect 
of Cilcuit pardmCter values (L and R) and the other oper-
ating condition, the SWitching frequency f , upon the 
dc conditions in the discontinuous conduct!on mode. If 
desired, the remaining dc quantity, the steady-~tate 
average inductor current I, may be found in terms of 
D and K by use of (37) in (30). 
All these expressions (36), (37), and (30) are very 
useful in predicting the dc conditions when the switching 
converter Ls used alone, that is in an open-loop oa&hion. 
since the duty ratio D is given (independently generated) 
and the constant K may be calculated from element values 
with use of (33). However, if the converter is used in 
a closed-loop switching regulator the output dc voltage 
V is predetermined by the choice of the reference vol-
tage and kept constant regardless of any variation of 
input dc voltage V , by appropriate self-adjustment 
of the dc duty rat~o D (internally generated) in a 
negative feedback manner. Hence in c.lo~ed-loop op~­
~Qn , D and D2 become dependent on the external dc gain 
M and the dimensionless parameter K. These dependences 
can easily be found from (36) and (37) to get, for 
closed-loop consideration: 
D c IKM(M-l) 
D2-~ 
(38) 
(39) 
Hence, (36) and (37) conveniently determine dc quantities 
for open-loop considerations, while (38) and (39) are 
likewise useful for closed-loop considerations. 
It is now interesting to compare the open-loop dc 
gain in the discontinuous conduction mode given by (36) 
with the corresponding dc gain in the continuous con-
duction mode, Which, for the ideal boost converter is 
(40) 
I 
i 
I 
If 
i , 
.. -
I 
I 
IIllllell, thl,\ id.l/Il de guin (40) ill dup,mdunt on !l"ty nleio l) Ollly und UOt oil clrcuit plIrll_torG (il\lch ml L, R) o\' Iiwitch11l8 fruquuncy f. III IIhal"p contr~lllt to thtH. tho dc Sllill t! til tho dia('8IHinu\lU9 cOllduction mod'" (36) 10 dOlloudunt ulao 011 K in IIddiliQI) to \) (md h'lIl11U iN 1\ IItl"ong fUlllltit:lI\ of ""'.itehins frOillll.l\WY I'll' indulltun<:e I., 
alld loud R. NUllotChuiulIll, whull tlHI colll/artur .I II Ulillil ill thill modu ill 11 Cll)tI()d~h)OII rUl\ulIItor, thll Hul r-
co ,'rLlct!l\iI fUlltUl'u o( tllLl IlllLy rnLit) I) wou Id CO_I'1I1lllnl\l lilly \,ollwiblu Chlll1l\UII of lo.ld II Qr IIwitchilll\ ([llIllIolley I' lind IIcill KUUP the QUCI'IiC IlUltliliu rullltillt.lly conillllnC. II 
Alloth,n' 1IIlUllti\l(\ II11cu1'fl11y lI1'iuoli in C~lIIlll1\riitOII of lhu two de Sllil\.1: ",111m do 110 clI1culnte de gliln f~o. one (36) or thl! othut formllJ." (40), or, what ill thu criturion to detetlllil\Q ill whJ.ch of the tWo n¥:ldllU (cont!nlloui en: discontinuous) thil converter in Ollll~lIting? Thil IIII1I11er i. prol/ided usily II~th raferol\co to ~'iS. 5. When tho I18Qi.)\\d interval D2 'l'1I .II! HIllIIllar Ullin il\ttll"val (1-U)1 , thl.! con"u'ter i. oper'ltin8 il\ tho dillc()l\til\lIOUIi con-II duction modo, nnd in cOlltl.nuous lllQdo othotwil!e, 110 tht! 
oritorion becollll1o 
cDIltillIlOU.\ co/tlltt~.tioll I/IQdc 
(41) 
(42) 
'1'0 obt,t111 " COnVOI\.lOllt qUlllldtativu \UOlIIIIIIl"U wo fJ.nd, fit'tlc, what llllllpUlI1I uXllctiy Oil thu bOllndury hutwuen tho tWO l11Odeloi of (:Onvurter Olltl~ul:ioll, or 
bOIlIlct.Vl!l bl!.Ooe~1l ,nVel Ctllt-ditC.t(Ol[ ntode.! 
02 .. 1 - 1> (43) 
lly Ull" of (37) in (4:3) I tha o'luation to dututmillc tho 
criticnl III11ue of PII\'Il'lIO.tnr K, thllt is, K . for which this haPllUJ\Ii, is edt 
I/K2 + 4V D2 "D' V crit "edt .. " 0 - Kedt (1.4) 
frolll which 
(45) 
'1'10 1l01utioll (45) is the £1'01101' Nolut.!.Oll of (44) sincu 2DU' ~ K ~'1 .. 2llD' ... DU' - ;tOD' (2-D') .. 2DO' (1+1) J.s 
ulwnyn T>8Il,d:.l.l/e l'llj~lIrdlQ!lli oj,' lJ, rellultil\~ in u llrol'Ul' pollitive right-hnnd !li<lo of (44). lfith thi.!, the c'l:'.l-todn (41) lind (42) ,~(lr doturmilllltion of the ol1l!rllting l110dc heconlil 
c.OI~timlt)tL.l c.oltductwtl mode K) K
erU (46) 
di..l ('.011 CUlIlOU'\ cotlt:lttC.ao,lll llIud!!. 
K -: K
cdt (41) 
(48) 
\-Ihera K, fill gIvolI bcforu by (33). ill u fUlICt!<lll of 
Plll'lIDlutl'rn l .. R. lind l.' I wbJ.l1l KO>'it J.o nCIIII.cUon of the duty t'utlll 1> only,li • 
WQ IlOW inVcHisntll how thuilu erltodll, (46) t;lrl'ough ~/18)! buhavo thI'O\lQhout. thll duty ratio \'llI\su D &[0,1). To £ACUitatu thh in~ight. K 1;'1 ill plott;ed lUI n funetlon. 
of duty ratio n in FiS. 7. Ai AAull in Fig. 7n K (D) 
• crit 
hUll II 1I~lxi"uln of 4/'l7 lit D '" 1/3. 'l11io now unllbh~1l 1111 lD1llore811t: Cl.liiclullJ.OII about oporlll:i1l8 mode to Ill! d\'IIII\). Nmlloly, .l.l tho 1)'It'ruailtl.lt'1i L. l\, .lIld f HrU Buch Chllt thu 
eOlDllutl.ld pnl'lllIIotol' K iii &r08tl.ll' thll\\ ~/21, UX\lUIlO.l.oll (46) 
.1.11 811tiofiud M.!lltlLdlc..l.l of ,Iuty rlltio Ih IIcnC~1 en\' It > ~n.1 thl! convertol' n.tWIt!t.l 0\IUl'lIte6 in thl) COl\11nu<lutl C!ulldllC.lCJun P10dll, t\o 11III1·tlll' whllt th" u\ll'f1ltlnK l!elllliit uti (1I11ty rlltJo ll) III. lIowtlvor,.lf IlnrulDUtufw I., Il, 111\11 I'll All'" lIut:h thllt 1\ " 4/21 '" 0.15 thu Ilitlllltiull btH:OIlIOIl 1\11 IIhOIl\\ ~,I\ ~'.l.S. ?II, W!llll'lI th" Jlurticulllr f.\xnnlplo Ilt 1\ -() .011 , 0.15 ,1,11 chOUuII. For II C41rtaIn range of duly mtio Il, thut lli n ,; I) <: 1) (llit III\UW\\ by tho uhnded 111'011 in }Iia. 111) ,mlnn ()olld.l.crJ~ (47) ill IlllciilHod nnd the con-
vertor opcruteu 11\ tlu~ di.,\ cOlltillUOI~ conduction mode, 
whUe for thll rUIUIlln1ns port;ibnli o~ tho OI)a~flt1tlg rnnse (0 .; D .; Dmi lind n -: D < 1.0) it IIllllil\ OPIli'lltllll .1.1\ tho o(lntilluoUs cond~~ioll Dlode, &ince thon inuqlllll,ity (46) holds. 
d) QPl1n loop considcr.ltioln 
KerltlO) 
dlstl,l1\1 I nl>lU!l ~Ol\dll(;tlOI\ 
bl c\osit<:l loop ¢On!iid~r(\it.111 
l~(;rl t(M) 
Mnln i.5 
7. Vt!.tclHlli.lI!lallll 09 .dle. Op~Itn.t{/I!1 Ilklde (COl1;ct/l· 
tlCU.I OIL ai..l COltWIU(l(4\) 6011 ·tlle. .ide,al, boo~,t 
COllVe.lLtM 06 Fig, /. 
This diBeulINlon hall beon in tCJ;1lUI of open-loop COI)-llidllratiol18, 'Whon duty 1'111:.1.0 n .l.H 8illlUI IIl1d uxtOl'",I:tl)' 1101\l;rol1ud. lIowel/lli'. alt buIore for de cond1tionll, it i6 dosirnbJ.o Co hlll/u thu bowldal'y condition (45) in CllrJllII 
. of the de gain N, which i8 Il mote Iluit:llblu quantity for 
elololud-loQP c0l111idorlll:ion8, thil CIIl\ nnBily bu donl.l 
Billce thu de gain M is CJltLtbluotL.l acrou tho bou\ldn~ (nil 8801l by UQI.I of (43) ill (29) r~~ult:ing il\ (40» I alld thllll 8ublltitllt.lon n .. (}I-l) 1M ill (tIS) sivel! 
M-l 
Korie .. 7 (4l.l) 
'1'i\111 function It it: (1'0 itll110tted in ,\liS. ?b, lind u !limilat' diliclllluf:Sn IlPllliuiI. However, I\O~ thu IUuximlln. 
of Ki ,eM) . of 4/27 ill obcuil\Ud for gllil\ M. '. 1.5, Ali bSfoFu, fot' K ..; 4/27, thu eollllortor i8 in cho db-
cOlltinUO\lO conduction mode, bUI; 1\01.' for de 8n11\ H il\ 
thu range N i ... H .: H 1111 IIho\ol'l\ by thu shlldild nre/I in Ug. 7b, 111 ~hi(l tl1vuW:tf 1\ poculltially serious pl:<lhlul\\ if the boost l'ollll1<ltOl" \-lure delligllud (lind compol\!lllcod) to OI)u1"lItu in cho d.lllcOiltinuoull conduct10\\ nlOdo (111),. Nllnlllly, dlldlls the inil:i[11 turn~on p~'ocellll, tho Ollt-put volI;III!.'~ tltlll"tll from 2;1.1\'0, lind thecollV'ol'co.1'lolO\lld III~va to pntlll t;ht:o\lgll thll contill\lO\)iI conduction t08iQII a<A~;t (for 1 ..; M ..; Millin)' bofote cOI4ing to tha dill-
cllntinuouo oonduction ruglon (shlldu<l Il1"UIl in ]"ill' 1b), 
'Xhill would Guggullt I'oilil:l.ble stllbility \l~ob1iilllli i H tho ulollud~1001l weru not COIlll1i)\\9I1tod to nOIlU'I:'I' ~.t,tbte 
opurlll;;i,QII :[1\ thu contillUQUIl cOlidllction mod~ liS wulL 
.FJ:ol1\ tho IItlllldllOillt of the <Ie gllins (1111 n J'Imct.loll 
of duty t'lItiO 1»), thil. situntion co1'rullpon<lilll! to tlwt: Qf Fig. 7 111 oholol\\ Jll Fig. 8 fo~ tlo\UOl K " 4/2.7. 
PJ:ol1\ thl1 du SilinS hn' both cQnductiQII modus 1I1\~\"'n 111 FJ.g, a, .It: bucomllB obviOull thllt thu CI&Ultr de SlIin 
'Will follow .tJIt!. ,tMgCA of thu two gllill8. thlls thu mode 
or operlltil.1\I will chnnse lI(:c(Jrdll1siy liS I;h(' duty 1'111;1<) 1;.118118018 frol\\ 0" tO~. Aloo in tllu ;:,losu Vic1l\ity of guin M .. 1 (1 • }! - H 111\)' thu cO!1VtlJ:'tcr is II,tI~ll}'1l 
opurne!l\S .hi the t:ont~nuoull oondllcc.l.cm 1II0de. ~Chlll;, tha 
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problull1 af hllllinS, for oxamplil., 1)2, InUl\ltil who1\ .ttl frolll ()~) j II only a fic:titioulol OM, 8:1I\c:tI (l:l) 1u for thll diB~o1\tlnuou8 conduction .. de ~\Ild henctl not 1111\11i-cubltl in tho vicinity of and ilt gain M - 1. 
F.ig. S. Bo()~·t cOllve·'lt~.'l de; IJottllge. !lailt~ .til COIlt.illU{l~ IUld di.~ cOllt.iIllWCi.) c!t'lldue;u,c,III mouc..l tUo It OUlIC.ti,OiI ad dtLttj Mti.a V. 
We conclude thls dc analy9is With 110II1II nUlUtll'ica1 cXllmpltl8 an.! rtllatcd quantitlltivtl lind qualitativu Bigni-ficance of the dillltlnllionltlllG pllrll111cte'(' K. For ,\xlIlIlple, for thtl tlee of ,'lIrWlleters L .. SSOIl", It .. 22011 lind f .. 20kHz, we compute K" 21.1.' Ill. .. 0.16. 'rhert:t'oru ai~ce R .. 0.16 ) 4/27, thu convgrtar 101111 w:lth chili lI~t of parlllllUturs always opl:rllte 1n the continuous conduction made. Howevtlr if, for exalUplo. thll .witching hequency is rcduclld co fs .. 10kHz, this results in K - 0.08<: 4/27 nnd IIOIIIU I:llllgC of discontinuous conduction opcl'ation IIlIould be uxpccttld (see ~'f gs. 7 and 8). l'hllrcfore thil. reduction of parnmetor It billow 4/27 Clluses this tl'~lUli­cion. FroDI the definition of K in (33) thill l'llducti.on and chllnge to the d:!..scontinuoull condUl:~ion modil is q ual1 cati vely IIchievod by th rec meanll: inCrClllltl of load R, ducrellilil of thi!. ind\\ctance 1. or I!witchiug £rl1-qu.mcy f 8' Thel'o is alllO II fourth way co tlntCl' the dis-continuous conduc.tion mod..", and thllt: ill to changc the opcrating condition, eM duty ratio D, ao il.luotra.t:cd in .Fig. 7 lind Fig. 8, b\\t only if thu condition It <: 4/27 i. "met. 
Very often, hOlo/evlll', Clutof nll '"'leSU four 1'011-sibilities, one is mostly interelltcd i.' how tho ChllllStl of load R llfi'uctS the optlrat:1ng IllOde. HllDIcly. thtl plIl'WDIltllrs L and Is are usually deaigll parallll.1ter6 wholle 'choice lIlIly dopend all th(l si::.tl and efficicncy ruquirtl-melltil of thl: convel,'ter or regulator. 011 tlui other lllmd, the l'iUlge of variation of duty rlltio Il, 01' equivalently of SlIi.n M, ltl II. deaill,n roquirilmilllt ill II clOllild-loop implellll\l\tllt:!.oll since the output voll:a8e V is lIIIIintail)cd conatant against the rllligo of val:illtion of input volt;al1ltl Vll (hellcll range of ~I - VIV'g) by thil act.i.on of 1I1l811t:1,,&I fllodback. The load R Ills a can havo II wid€! l'llllgll of change depel1d;ing an tho user of th€! regul.lltor, Illld is often out: of the designer's control. lIuncll, dote1'llli~ nllcion of tho converter operating nlodil with l:IHI(lilCt: to changilil of 101ld R becomes 1mportllllt. 'l:hio CIlI\ be clIsily accomplillhod by Hnding lin equivalllnt of (45) 1l11d (~9) rallpolctivllly, as 
R 
edt .. ..1-11. 00,2 110m (50) 
11. ~13 (51 ) crit .. -R ~I-l nom 
Whilre R 110111 ill a dClIlglI pUl'unlllter dl1Ul\ed by 
R e 2Lf9 (52) tWm 
The crlturlu for determination of thu \l\lilratin!l, lIlmle, (46). (47), Illld (4S). then becomll 
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",,' "''''''" "",," """'" ."d, \ 
R ~ RurJt (53) I' 
It > R
cdt (54) 
cli~ c:olltijlllOll4 c:undttc.tiOll /!!(lUI!. 
. t.\i 
bOlinc/.lJt!l be.tlw~1I .nilll lIIodeA 
i \ 
(55) 
Let ull now U,l.ulltrllto cilia Oil Ii nUJllilrie'II uxaDlpltl. }'or L - 880\l~, f. - 20kHz. Wil clI1culate RnoDl .. 35.20. 11), thu 811111U Ill.'gUlllt\nt 1111 b<:fore (iltle :)-'1gl;. 7 I\l\d 8, for exmnlllc). thu COnvel'tur will tt.fli~l!l.\ ollin'lItu in the C(lllt:inuoutl con-duction 1II0de if 
~ ,. 
(56) 
01' for the given IlumUrical ilXIIIlI1110 fat' R ~ 2381). \~htl.n R ... 2JSn thurtl will be II rllugll of Sliin M. (Silil Fit;. a) for which thu conv~(tur opurlltllil in tllU diilcont:!.nuQnu conduction modo. 
'l1lis concludes chll Ilxtunsivil dc ul\lIlyNis /l\\11 we \I()I.I turll to the dynllmic (IIC lI\lllill-llignnl) mudol al\(ll.~!S!S of thill idullI boaSt; c(mvertlu,: i\Xllmlllll. 
llll!'oru lola npllly tllil llill\llrnl 'I:lIlIult til this ill'Ml. booilt cUllvurtur ilxllmple, lilt us fi~st: put the I:on-strain!:. (27) into II DlOrll suitable £ann. by US~1\1i tim IItlllldy~iltllte aVUl'lIgll inductor cut'Nllt; l: of (31) to gut 
v dT v d i .. -1i.....!.. .. ..JL I 2'1. V gD (57) 
lly utlll of perturbation uqullt!on (57), IUOdlll doscdptioll (26) lind dafinltion (12) ill tha gllJlural result given llY (22) through (24). 1010 Obtllil\ 
dynamic (ue sl1Iall-llignn1) IUOdlll 
with IIddit:lollnl I!onst:raints 
di ... Q 
dt 
(60) 
As opp(Jt;ud 1;0 thn SIlIltll'1l1 ~Ilt;ult, \'oil Clln 1\01.1 for thh IIpec:iUc exmnplc untlH," thu 1l0nstl'IIints (59) Imd (60) il\to dynalUi~ luodlll dll!l.Crilltiol\ {58}. 'i'\ln introduction of (59) rllducU9 thu firllt; dynam:l.c oHlu/ltion in (58) to <, stlltic ono, lind nftur \11:0llorti.Ollulity Cl)llstllut 1. l.l\ N-uloved thtl. dynllll\l~ madill bucolllils 
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whlirtl 
o • - D2'V + (DtD2,)"S + \lgd + (Vg-V)d2. (61) ltt-l .l (67) lU -~ RC 
c.!!i 
p 
- D2i - ~/R + Id2 (62) dt lAnd 
G . 2V j"KM 
od - 2M-l M-l (68) 
with additional coniltraint (60). Notll, however, that now 
thO first IItlleie equatioll (61) actually detet'!l11nCS the 
wlkll£X4It1 la!?dulation quunt.lty .12 (modulation of thl). ilecond 
interval .1., T all shown tn Fig. 5 ,for Ollitroplc) in turu As seen £rolll (66) both transfer functions have a 
of the otharlldc and III:. quantities. In the relllll!nins sinalu 1'011.1 III IIndnoz:eros. This is qualitllcively COIII-
dynamic equation (62) , besidcs this modulation dZ.which plete1), diffu~llnt dynamic behavior than in the cont:!n-
we can now uxpruss froUl (61), current modulation i also uous conduction DIOde where two ~oleB and even 1\ right 
appears. Bqt, frolll the llerturbution liquation I (60) it half-planu zero are obtained (2J (for the GVd transfer iii also determined i~ terllls.of the known ac quantities function only). Thia in turu suggests easier compen-
(forced IDOdulations v and d). In gener"l, both equa- sat ion (even no compen .. tion at all) and reduced Stll- . 
tions (60) Ilnd (61) c8uld have both modulation quanti- bility problell\8 if the. converter as a part of a 8wit-
tiilll i and d
2 
for SOIlC at:bitrur), COllverter, I\ut •. they ching regulator is operating c.OIl . \.{~wi.tt!l in the dis-
j!rl1 li'.l.o!ar lilitlbraic ilquatiolls and could bQ lIolved for continuous conduction IIIOde. But. a potential danger 
i and d in tel1D8 ot other ac. quantities ahd then uub- exilU there: any aianificant transient changes (such 
atituto3 in the ralllllining dynumic description (which could as audden change of input voltage or temporary aubatan-
be, for 80Il10 converter wit11 Ulore thlUi two storage elements. tia1 change of load R) could move the operating point 
hiahel: than the !irst order model given by (62». to the continuous conduction region (see ~·ig. 8) lind 
cause inotability. Another problem is inherent to the 
discontinuous conduction IIIOde. In addition to the out-
put current, now the input currellt becomes pulsating 
Another genaral feature. which is hidden ill this 
1110 del , is that (61) can be cOllsidered as II consequence 
of the equation 
(63) 
whiclt after \lliulll perturbation wld linOadZlltion stepe 
IUld subtra.::tioll of dc terms reducclI to (61). lIence, 
in analogy co (57), equation (63) can now be designated 
perturbation equation II. The appearance of (63) in 
the mode111111! will become more apparent later in the 
h)·brid II\Odnlling and circuit llveraging tochniqut,ls •. 1\J.li: 
in any case, the Wlknown modulstion quuntitioil i and d2 
cOllie all the solution of two linear algebraic equations, 
which lire essentially linuarbed versions of pertur-
bation equations I and II, (57) and (63) respectively. 
To complete the dmamic model d98cription we IIImply 
l8ublltitute. (60) and the liollltion of d2. from (51) in (62) 
to get 
edt" - I v-v + R v + V + v-v Iv + il + f-v Id 
au well (as shown ~ '"'.g. 5) which increases eloct-
rOlllllilletic intctfel:t.u('ol probleDlS. Hence, a decision 
on the choice. of operatina DIOde. becomes 11 complex one, 
depending 011 the particular design require.untll. To 
facilJ.tate that decision. We now underta\e. the tUlik of 
developing useful c.UcuU IIIOdels of the "witching con-
verter operating in the dlacontinuous conduction modo. 
4 HYBRID MODELLING IN DISCONTINUOUS CONDUCtION HODE 
We delllOnsl:rate in thill section how for any specific 
converter a useful c.UcuLt IDOdel of the basic stal:8-
space averaged IIIOdel (8) can be found, appropriatel), 
modified b)' inclusion of the constraint (9), and sup-
plemented by tho. additional constraint (10). In tebuS 
of the Flowchart of Fig. 4 we will proceed from block 
dv ( D2.I 1. ). \D2 DtD2 ). (D2 \I )_ 
\ g s g g g 
(64) 
2a through 2c to arrive at the circuit model in block 2b. 
Again this is illustrated on the IiIUDil ideal boost con-
Sillce this dynumic DIOdel hall significance ollly for the 
closod-loop rugulator, it is convenient to Ilxpress all 
de. qUllllcities ill terms of M, K. R and output voHage \I, 
as WllS oxplailled before in the dc analYllis. lIenc.ll by 
use of (38). (39) IILld (30) We obtain 
d; 2M-l 1 ~ M 2101-1 ~ 2V 1" 
C - .. - - - v + - - V + -7W('M-l;d (65) dt M-l R M-l R. g R -
In (65) 011 l,roport1onality constants would become infi-
nite und lIICiiningliHls when M .. 1. Howe.ver, it wall ex-
plained in the dc analysis thnt in the vicinity of and at 
iain 101 .. 1, the boollt cOI\\retter always ope.rai:es in the 
COit.ti.l1uOM cOllduc.t(.Oit mode, hunce a different dynamic 
IIIOd01 sppliell. 
lw iii IIOW easy to obtain froUl (65) (WIl trlll\sf'ilr 
fWlctiOlll1 of il\tilrest 
_ -.YJ!l G 
-
Co --1_ 
vg V (a) 08 1 + a/Ill 
g p 
(66) 
.. V(Il) 1 Ii 
- G \1.1 d( .. ) od 1 + tl/t~ p 
. verter example as in the previous section. 
When the boost converter descriptioli (26) I1lld (27) 
is applied to (8), (9) and (10) the following basic 
state-space averaged IIIOdel results: 
di 
'dt 
dv 
dt 
with additional constraints 
.!!!. .. 0 dt 
v.dT 
i • .....&-!. 2L 
(69) 
(70) 
(71) 
It now becomeS clear chllt introduction of (70) illto (69) 
reduces the first dynamic equation to perturblltion ilqua-
tion II as givel\ bofore by {b~). Hut, insteud of Illtro-
ducing this !Jublltitut:!on, lilt .IS first find the d rcuie 
realization of the IItate-space equncions (69) as shown 
in Fig. 9. 
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Thu constraint (70) luadu, :in thu ch:cult model of 
}'ill' 9, to uffc.ct:ivol dillllPI,ullrance of tlm :inductance L, 
"l.p.ce v • Ldi/dt • O. The t:Cuult:ing equallty of thu 
two vol~.gu generators produce. again tlle purturblltLon 
equatioll It 8i""n by (63). At thu 11I1\llOl timu ohorting 
of thu inductlu\ce caUtlll1i reduction of SyutllIU ordur by 
cau, lind ilffectively a single polll trunllfer f\l\\ctlon 
rcsult becolUllo apparunt. 
F.Lg. 9. ctltcuU lll?a.ti.zattOil 06 .the 6.ta.te-.!pacc. Illodl!f. (69), wf.,tll cOtlMN~tll,t (70) tU:Aa .il1cluded. 
Lut uS now put thu circuit of F:ig. 9 into IUtlril 
elegant fonn, by introducing a dc and IIC transforlUllr 
in plac:,~ of the twO dilpendullt generators in Fill. 9. Also 
it is del!irable to have 80"rce voltage v effect:ively 
at the .Input of the cOlwel'tUr, ratller th§n a8 IIOIlll! 
IDOdifilld qUllntity ali (d+d2)v in. FiS. 9. lIowllvur, thb ia eaaily Ilc:complishud by il\~roductioll of Illlothllr dc 
and ac trllnsfot"lllO!r at the input of thll convllrtllr. In 
addition, the true input current illto the converter 
be~olllil. properly oltpol!ed as ileen ill the basic. cJ.rcuit-
ave1'agOld DIOdel of Fig. 10. In ntldition to the circuit 
IDOdel in Fig. 10 we nced the 1'll\ll8inin8 constrll1nt (71) 
to complete the description of the converter in di~­
continuouo conduction IUtldc (ss alae. displilyed :ill Fig. 10) • 
.Aa beforu, the circuit II\Odcl and elle additiol\lIl pertur:-
bation equation are valid for both de and ac conditions. 
lience thll two trllnllforlllllrs in Fig, lQ are OIIe1:ating 
both at lie and dc lind tbe appropriate symbol is introduced. 
10. BIULc. ci.Acul;t IlVcJulgc.d mode.t. 6D11..tJtc. l.dea.t 
b006.t COi\VC.ltteil .ill lJu~,. du COII.tulUot!.l COI)-
duc"Uonmode. 
A word about the new trausforlDllr symbol introduced 
in Fia. 10 is approp::-iate here. In thll modelling of 
dc-to-dc. com(llrtors a need naturally aris.1I to have ali 
• COilVe.IU'.e.lt.t mode1.Ul19 .tOOt. apecial types of tranll£or-
qaen: a transformer which oporateo f(\r both lie lind de 
aigna18, 1111 for exrunple that in }'ig. !fl, III\d also a trllns-
fo~r Which only works at de (for which the nlled will 
arillo latl\r. in Section 5.1). l>'vlln though theae trans-
fOl'1Dl\ra are not physically relilizable they are, never-
theletl8, uSilflll in modelling the basic converter l'unc.tion; 
dc-to-dc conversion. lIence, as an indicator of their 
apecific functions, the symbols of F!g, 11 eril il'tro~ 
) t - bl d I Sf r r cl de trtlns(orl1wr 
d ., y'." ]C' .'" :.. ~:.w: 
~_n~ Q-4JL 
duclld. For conuilitcncy, the conventional, phYllically 
renliaable, ac tranllforlllllr only, is pictorially repre-
IItll1ted ali in Fig. llc.. Later in Section 5.2., for oi-
lllilar \IUrpoliell, the lIa_ overprint: glyphs will be used 
with rellistlil',cu Ii)'llbolli. 
FollOWing the procedure outlinod in this lIocClul\ 
one elUl Illlliily obtnin the basic avuraged circuit IIIOdc111 
of lhe threll COUlDIon jlowe[' IItagell of Fig. 1. Thelll) 
modillsfor disconcinuoull conductil;ln mode nrc 1I\lD1t1ll1:ized 
in Fig. 12. 
al buck pol'lllr stag~: 
bl boo!;1 pow .. r stag"! 
L 
e) buck - boost pow~r 5td9": 
v 
v 
~--,.-.., 
R 
I: d 
v 
I:d da! I 
fl.g. If. SummaJt!/ 00 .tlte blU,ic c.i.Ac.uU Ilve,JtD.ged mO de.ll> 
60lL .tJllLee. C.OIllTlOlt poWe.ll Uage4 .01 dUc.Otl.tLItUClt!.\ 
cOltduc.ti.olt mOdI!.. 
5 CIRCUIT AVERAGING IN DISCONTINUOUS CONDUCTION ~\oDE 
In this section the altemativc path b in the Flow-
chart of Fig. 4 is followed nnd the perturbation and 
linearization steps corresponding to tholie in state-
IIpace 3verllgil18 path a are sppliud to the circuit model 
co arrive at the final circuit averaged IllOdels, separ:-
at~ly for stcadY-litate (dc) and d~lsmic (ac) rC$ponse • 
We continuu with the $1I\llll idllnl boost convilrtilr 
eXlllUPle and hen co use all a starting DIOdel the cir~uit 
model of Fig. 10. Even though that circuit model wall 
obtained by following hybrid modelling, we emphasizll 
elao the other possibility. NlI\llllly, it could have been 
obtained directly by averaging the .dtMe. 4tuLteltcd c.Ut-
~L{X mod~ of Fig. 6 ulling the stnndsrd circuit liver:-
aj;ins technique and supplelDCnting it by the appropriate 
uonlltrainttl (70) and (71). 
If the averaged circuit model of Fig. 10 is per:-
turbed togllther with its perturbation equation I IIC-
cordins to 
Fig. II. 1l~6.{.tt,i..ti.on 00 vM.i.o~ .tILWl.\OOltml!.lL 6!/illbot:.l (!.led Vg • Vg+v
g
., 
.in modcU.ill!J ..Illli-tell.btg dc.-:to-ric convMtw, 
i .. Hi, d .. !>td, V" v~ 
en.) 
'. 
I. 
I 
13. /'l!.iLtWlbatiOH () 0 .dtl! 11l\4.tc IlvllIIa!lI!U ... :lI,cuU 
looud .tll F.i.g. 10 lI,e.lu.t.t.I .tll .tlLilJ 110n.t1,1I1!.M 
c.i'Lcni..t 1M de-I:. 
With thtil IillWll~lii8nlll ."ltlUl1Iptioll on pilrturbllt:1011, that b 
a « D, 
thtil IHlcolld-o\,dilr terulIl in fiS. 13 can hllllUSluccod and 
the UnQlldZild model of Fill. 14 'Obtained. 
f.ig. 
" ~D~ 11~ L-_l._...J--i~ __ ._ .• _ DtV . D.!l _I 
l+~",V90Tl>I~l+ I(Ho"I\~/~ 
14. Mod(!,t 06 r.i.tl. 13 1.Ule.(Vt.l~\\d ,to '~lIcelidc. de. alld 
!lC jllkte.t~..I.t!llta.e Il\}de~. 
'rhe ci rcuit 1IIOdal. il\ .FiS. 14 t08e ther with the 
de: il\d ae pare of the pertU\'hllt;!.Ql\ oquatiol) I (a180 
IIhown in Ui. ;1.4) completely dQi:Qrntinos both modela. 
At I:hi. POillt, W8 continue to deV1l10p $tlparatoly thtl 
two circuit \llQdalll -- t:he IIteady-atatil (dc) circuit model. 
and thll dyu811tJ.c (liC Ilmall-&igulll) lDOdlll. 
5.1 StulidY-SClltll (de) circuit modul 
With 1\1;1. IIC IjlUllltitillti \lOC 1:0 ~Ilro, thll de circuit 
model. ia obtainod dirilet:ly from Hg. 14, and ullon sub-
stitution of dc dQpendill\!; golnet'utora by the d" i:rII\\S-
formnr symbols. chi! circulI: Jlli)d .. l in lo'iS. l!i rosultll. 
Fig. 15. F.illae UC c(.~c.ttU IJl(;d\~.c. tiM . .tit\!. hOMt ~lmVi!:JttM 
i.l'l .tit!! diAC.Oll.t.l.1II10Il~ cou!UW,t(,\HI n~1ik, 
Thill. c.i.rcuit madul is nlso SUllplulIlIlncou hy tllll de 
p .... tt: tiC thll plittllrbnti(lI\ aquutiol\ I; wldth is, ot C.QUXIH\, 
thl} S!lmQ UII (31). From thu uixcuH modlll in lo'lS. 15 
tllil OChil\' two de. rCIlatiollil (2.9) ti\ul (30) ure obcllinod. 
Henco the dc cir;::u! t ult)dQl li).lIdii to thb. ~ il/!W. de. con-
ditiuns al\d rilaultll diseuiHlud ae lul\Sth in SilctiOl\ 3.1 
on atato-space' aVilrllgin~. • 
S.:!. Dyna.ie (at) circult DOdul 
,\ftill' thQ stb.lldy-state (de.) qwmcit:iCIl 111'01 lIuh-
tl'lICCOU tro .. thn circuit .ode1 in l'i8. 14 (lind Pill'-
tllrbut:lol1 uquaciol\ 11\1 101011) thu Illl ci1:cui\:Jlli)<lul in ~'ig. 
16 ill obtainud. 
to, Dt>li.r,i.J .. lI ; DevtdN ().J~ t a~1 v 
, i\<j r~"I'~~.1 ¥T.l ~ t .I'[I~ t 'I I c r 
f.i.!). 16. 
I- laID t 1\\J/V~ 
ilijltaJntc Inc ~llk't.U-~.t!}na.tl· ci.II,c.u.U; modeA: 0011, 
,the booH COIIVe.Jt.te.A lui,th ,the. COM.t\a.tll-t 011 
moduta.tiOli 1· (pe.ILtWtbatiolt e.qua.tiolt 1) !lot 
IN.t .include.d ,(,11 .tilt!. c.lJtcnU mode..l. 
~'roll\ 11'iS. 16 it ia obvloull thlll: thll two dependent 
~Ul:'rel\t S6nOl:lltOl'a IIl:U fUl\ct!oni! of~ two yilt undeter-
mtnlld DlQdul.l\cit)l\ qUMtiUilll <12 And 1, llinee thu otho.r 
qUl\ntities IIrtl 1.11t111l1:' l.\l.rLuldy dutQl'1lli.lIild froul thu dc 
cil';:uit lIIOdul (/luch .. ~ °2, r) or I\rll Imo""l drivins qUl\l\tit!illl (liS D And d). Wh!lil thi) currunt Illodult\tioll 
iii already avail.llbl.u throullh the lilllllll'hild partut-
bation Ilqullt:ion I (seil Fig. 16), the uthel,' IIl(Idulll~",'\ 
quantity a CII\\. Illltllly be ohtllinud from the insidu loup 
of ~'ig. l6~ Nllooly, sincn thn two voltll8e 8ilnQrlltors 
ill }'ig. 16 mullt bo equlI1. Wll gut 
(DtD2)~g '" (d+d2)VIl .. D2; + d2V (74) 
NotQ that thia ill tho IIBJ11il equation 118 thll first (stlltic) 
eqlllll:iol\ (61) of the lltat;e-ill'aCu uvcragod modul. NoW 
it iu eally to SQe that (74) and (61) CaM. out: actulIll.y 
as a consllquence of thBperturbation am] lineal,'hat:lon 
Stepil IIppliud to the lleri:urbation oquation II (63), since 
the volt.gOl generator. in ~g. 16 rtlsulted fro\l1 tlle 
perturbation and linearization of thil voltage sunllr-
atol'll ill }·ig. 9, which have beel\ sh(NI\ to bot equal £01' 
dillcontinuoutl conduction mode (owinS I;() di/dt - 0 con~ 
strlltint). 
Thil ilqUlltJOl\ (74) call now bll SQ1Vild for tho unknown 
lIW)dullltion a~ lind, toguthur with tho pert:ul'blltion cqun-
tion defining 1, deter .. ine8 thu two curr!)ll!: gllnerutors 
in tlll"lll8 of thll knOWll modullltioll qUllntities aa (oHows; 
(76) 
Sillcn tllu conVllrtll'1' dynamic II10dul :1.$ ul/uall)' ust'ld il\ 
c10ilud-loop ltllSulutor IIPPl.icutiol\8. wo CQI\Vi)niently ex-
prest) all de quru\l:itiil8 ill I;Ui:mS of}!, K; ~ lind outpUt 
.l!iI,Qul.ntud voltllgU V (all o.xplailU.\d bo.foru) to 'Irdvcl ut 
lv ~ " }13 1 " H 1 .... Ji .. R.j K'(M':'jJ tI + H=r it Vg - M-l it v (77) 
3 .. ~ 1 a + }1(2H-l) 1 ~ _.1L 1. ~ (78) 
o It v'l(.':t(M-l> N-l R g M-l R 
Hu I\OW turn to the devQlopment of chI! dynlllU!c (lie) 
eircu.it modulo 
lly Uilil of (77) Ilnd (8) in tha c::!.rcuit Jlli)dQ1 or 
Fig. 16, 1:111,1 Il.treuit lDO~\ilJ. ill FIg. 17 ;l,s gO\lOl"lltud. 
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Fly. 11. Vynamlc lac <lma.U~<I.i.gnal.) &1t.cu..U: model 06 the. bOOh~ conv~ wtth peAt~atlon eq~on I (~Oh. modu.eatlon 1) and peAt~atlOI1 equa.Uoll II (e.quaU.ty 06 .the. voltage ge.lleh.atOllh V. aild v ) .01 elude.d in .the. ciAcu.i.t mo def. • 
.i. 0 The two voltage generators ~i and Vo in Fig. 17 are purposely shown in dotted lines to emphasize the fact that they are no ionge.A e4hential., since the in-fo~tion providad ~y them (74) has already been used to find modulation d2 and substituted elsewhere in the circuit model, Therefore they can now be omitted from the circuit model. Finally, by modelling the current ,_neratora in Fia. 17 which are proportionsl to vol-tasea acrosa tham aa ac. resiators only, the final cir-cuit model of Fi,_ 18 is obteined. 
r----' v ~--_r--_r~~ ~~_T--~--~--, 
c R 
Fig. 1 B. Final. ac hmaU-..\igllal. ciACJ..U.t model 0011. bOOh.t COltveAte.IL .in .the cUA COil.tinUOU.6 C.011cW.ct<.011 mode. 
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The element vsluea in Fig. 18 are defined as 
j - 2V:j H H-l H 1 1 It K(H-I) , r l • 3 R, gl • M,:l R (79) K 
J2 _ll __ 1__ , H-l H(2M-I) 
.! (80) 1'2 ---It, gz . 11. v'1GI(K-l) M M-l R Also aince rL and 1'2 are ac resistances only, the ap-propriate symDol consistent with that adopted for the idaal transformer desianation (aee Fig. 11, for erample) is used in Fig. 18. The two current generators inside the dotted-line box in Fig. 18 are used with square aymbols to emphaaizethe fact that they are dependent current generatora (on aome other quantities in the circuit). 
From the circuit model in Fig. 18 and by use of element definitiona (19) and (80), the two transfer functions G and G can be derived. It can easily be verified thX~ they Xlree exactly With those obtained before,.(66)' (61) and (68)}, using state-space averaging. An interesting obaervation with regard to the topology of the circuit model in Fig. 18 can be made. Namely, to arrive at theae two transfer functions, only the elements in the output port j • r and g have been used, with-out ail!! need for in~ut ~ort deicription. How-ever, the input port deacription becomes mandstory if the determination of the complete circuit model is de-sired. since it properly modela the important input propertiee (both open- and closed-loop input impedances, for example), e. will be illustrated in Section 7.2. Horeover, the output port model now dOe<l affect the in-pu~ properties through the. dependent current generator 'I v in Fig. 18. 
An interesting comparison with the circuit model topologies for rhe continuous conduction mode [1,2] seems appropriate here. While in the continuous conduction mode the effect of duty ratio modulation a was expressed through duty ratio dependent voltage and current gener-ators, here two duty ratio dependent current generators (one at the input and the other at the output port) appropri~tely account for both input and transfer pro-pertiea (snd output properties, as well). Another dis-tinction and unique feature of the circuit model of Fig. 18 is the presence of ac resistances only (which are in general dependent on an operating condition, the gain H), a characteristic not present in the con-tinuous conduction mode. But despite these topological and qualitative differences, the circuit models for con-tinuous conduction mode [l,ZJ and discontinuous con-duction made (Fig. 18) hsve something.very important in common: they both represent a complete linearized circuit model which accurately represent. not only transfer properties but input and output properties as well. 
The method outlined in this section, and illustrated for the boost converter, is applied to the other two converters of Fig. 1 and results are presented in various tabular forms (including the boost circuit example) in Section 6 on a canonical circuit model. 
6 CANONICAL CIRCUIT MODEL FOR DISCONTlNUOUS CONDUCTION MODE 
In this section the canonical circuit model for discontinuous conduction mode (block 5 in the Flowchart of Fig. 4 or Fig. 18) -is obtained for the three common ' SWitching converters of Fig. 1, and thanks to its fixed circuit topology-, the results are conveniently summarized in the form of various tables, separately for de and for ac small-signal circuit models. 
From the de conditions and by following the deri-vations presented in Section 3.1, the Simple formulas for determination of the boundary between the two con-duction modes may also be found for the buck and buck-boost converters. These results, analogous to (45) and (49) through (51) for the boost converter, are again tabulated for all three common converters of Fig. 1. nlis then ultimatel~ determines which of the circuit models (thoae of [2J or those of Sections 5.1 and 5.Z) should be chosen for given parameter values and oper-ating conditions of a cloaed-loop switching regulator. An interesting pictorial interpretation facilitating thia decision is given in terms of the frequency scale and pOSition of another "inherent"frequency IllS (fre-quency defined by converter element values, lIke III and f befc,re) with respect to switching frequencyClf • c 
s Finally, both dc and ac transfer properties are sxperimentally verified on a particular buck-boost con-verter breadboard and excellent agreement with the pre-dictions i& observed, thus confirming the high accuracy of the circuit models for the discontinuous conduction mode. 
6.1 Derivation of the canonical circuit models for I discontinuous conduction mode 
In this section the canonical circuit models (both dc and ac small-signal circuit models) for the two re-ma1nina converters of Fig. 1 are derived from the basic circuit averaged models in Fig. 1Z. 
Bu.ck. conveAtelt. in cUACOIlWIUOu.6 conduct<.ol1 mode. 
Wi.th regard to the dc cireuit model derivat:l.on, a geileral observation seems appropriate here. Namely, the dc.circuit model of the boost converter (Fig. 15) could have been obtained cUAe.ctey from the unperturbed cir-
r 
f 
~ 
;;>,:; ~ 
t;, 1 1 
t 
cuit Illodel in Fig. l2b by Ilimply t:aklI1~ all quantities '1:0 bo de qU<Il\t:!,ties and ~Il usual conuiduring the capn-eil:anee C to be open for de signals. Hence, as should haYtI been expected, the c:1rcuit models in 'Fi8,. 12 to-gether with the addit10nal expressions for the average inductor CUl:rent i are vctUd dc IIIOdulll. lIut chia is exactly why it: wali prilviously elllphasi:ted that the pre-sented _tholla for finding dc and ac models are COII~ 4,u-UlLt with each other. After all, ae .lUll-danal IIOde18 naally represent the linearizud pill:turbatiull around 80_ eteadY-litate (dc) conditions. H.suce, by perturblllCion and liuearitation of the circuit IIIOdels in :Fig_ 12, the ac circuit IllOdllls consistent with the liuperimpoaed dc circuit models result. Therefore, the dc circuit model for thu buck converter i. a. in F1a_ 12. with de quantities d - D, d2 • D2, i • I, v - V , v • V and de tranllfo~re only. g g 
After usual perturbution and linearization IIteps are applied to the circuit modal of 11g. 128, the dynamic (ae) cil:cuit model in Fig. 19 is obtained. 
\/9 
f.(.g. 19. 
Jo C R 
pgnami.e. (Ile. Jma.U.-~.l9nal.) eiJr.C1LU mod"-! &D/L the. buck e.Ollve4teJt. .in di.~e.DI~ti.lluou..\ e.onduc.ti.an mode. wUh co~~OIldi.llg peJttUi'l.ba.ti.oll equa.t~oll 1 60Jr. modu!a.ti.oll .f.. 
The perturbation equation I ill diffennt from that for the boost convel:ter and is 
(v -v)d 
S :r (V -V)D 
a 
(81) 
·After perturbation and 11near1&ot10n of (81) we get 
~ I ~ I. I .. i - v:v Vs + i) d --- v g Vg-V (82) 
When the unknown modulation quantity d2 is found from equality of the two voll:age generatQI:B in Fig. 19. and by use of (82). the two cUI:l:ent genel:ators in Fig. 19, after expression of dc quantitiea in terms of closed-loop parameters M. K, R, and V, becoma 
(84) 
g2 - M(2-lj) 1:. (85) I-M R 
Hance the .\ame .tapot.o!!!! of the dytllun1c (ac) model for the booat convilrter shown in Fig. 18 is allo obtained. tor the buck converter .in dlil dillcontinuou8 conduction mod., bu t \oill:h the model uemwt va.tu~ defined by (84) and (85). 
Buck,· boau: COllvCltiM .W .th~ diAC.IJIU-Uluow> e.Ollductioll mode 
The dc circuit lDOdel for the buck-boost convertel: ill obtained dil"ectly from the circuit model in .Fi·~. 12e. After perturbation and linearization of' the lUOtl,!I, thu dynamic (ac) circuit IIIOdel in 'Ug. 20 is obtu:lnud. 
Fig. 20. 
" 1" 1. A 1- Vg v9 + 0 d 
c R 
Vynami.c. I ae. ~ma.U-J.Lgllitel clAcuLt model. 6.oit. 
.the bllcJ~-boo~.t COllve4teJI. hi dUcol~tuluou..\ conducti.oll mode ,uLth pe.JI.tWWa.UOIt equa.ti.olt 1 (60ft 1) Jhow/t I!XpUcW.lf. 
'rhe perturbation equation I is now the same US for the boost converter (71~ and the two current generators 3 and j in Fig. 2.0 ue as defined in (83) but with ttte [ol1&'ing element values for the buck-boost converter: illL jl • fiR • 
1'2 • R. 2M S2 - it 
(86) 
(87) 
Again the same circuit topology of Fig. 18 results, but With element values (86) and (87). However, thel:e is a small distinction frolll the previous two modele since now, as seen in (86), , • O. Therefore there is no feedback effect fl:olll tht output port to the input cir-cuit model as in the othe~ two converters, and the open-loop input impedance ts just r. But, this is rea-sonable to expect fOI: the buck!boost converter, aince it: ill the only converter in which the energy trans-ferring inductance ill prosent eithe~ solely in the in-put ci~cuit (interval nT
s
> 01: aolely in the output cir-cuit (interval D2T). In the other two converters (buck and boost), on tlieSotber hand, the output cil:cuit (including C and R) i8 at least for a portion of period T cOIUIe.cte.d to the input and repl:esents a loading etfect on it. lIence the feedback action through cur-rent generator gl~ is to be expected in these two COllverters. 
The results ~or all three converters (buck, boost and buck-boost) are summarized in the next section. 
6.2 Summury of the canonical circuit model results for three common converte~s 
III this IIllction the results for both dc and d)'lllllllic (a c) canonical circuit .,delll for buck, boost, mld buck-boost converter are sUJIlIIIIlrized and, owing to the fixed cil:cuit model topology, convelliently listed in several tubles. 
In fig. 21 the. poillrit;y of the secol\d transformer UK., ie ilwerting for th<t buck-boost cOllVurter and othtitwiae ail shown. The pal:ameters ill the dc cil"cuit mod •. l of Fig. 21 are de.6lJu!d in the Urlit three colUllllls of Table I, whilo.l the xe_ining two colums tabulate. the de relations d~ve.d frolll this circuit model. Note, however, that this circuit .adel can be used to deter-aine other dc quantities as well, lIuch as the de input durrent: lin in tetll\S 0.£ the defining par_tera. 
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STEADY STATE (DCl CIRCUIT MODEL 
F.i.g. 21. Ste.a,dy-4.ta-te (dc) ciJtcu.U mode.i 601r. .the con-veJtteM 06 F.i.g. hI.the dlAconthtuow. con-ductu", mode. 
cal1v~rt~r d~flnltl'")n Cf dc mod~1 dHiv~d 9u<'intltl~s typ~ M, M2 r(,JV~rag~ 1"M2V/R M~M,M:? 
buck 0 I (V9-V)DTs V 0 OtD2 2L (OtD2)R 0+02 
boost 0+02 -L VIJOTs V 0+02 O2 2L 02R O2 
buck -
0 I ~DTs V 0 boost D2 2L 02R '02 
TABLE 1. Ve&U!..Ulon 06 the. dc ciJtcuU IWdei .<.n F.i.g. 21 60Jt .the ..thJr.ee. colllllon conveJttW 06 F.i.g. 1 ope.Jt-ati.ng ht the. dlAcon.ti.nucw. conducUon mode. 
converter 
type 
buck 
boc.st 
buck-
boo!::>t 
TABLE II. 
op"n-Iaop con!'old~r<ltian clas~d-Ioop con!;lderat Ion 
MID,K) 02! D,K) O(M,K) Dz(M,K) 
2 K 2 VKM2 1+ VI +4K/[)2 D I;V'!;:4KlDz I-M· KII-M) 
I+Vlt4rf1K K It~lt4cf/K yJ5.t.t VKMIM-I) 2 0 2 M-'I 
D w: MIJK YK Vi< 
S~ 06 dc.:tJt.an4 6e.Jt pJtOpelLti~ 06 .the .thJtee common conveJtte.Jt,6 06 F.lg. l.<.n.the d.i.6con.Un-uoU6 conduc;tion mode exp1l.eA~ed 60Jt open-toop at. weU lib 60.11. ('.l.o~ed-loop CO».6.i.deJlAti.o».6. 
W~th use now of the last three columns of Table I 
DYNAMIC (AC SMALL SIGNAL 1 CI RCUIT MODEL 
r-----' " ~-~--~-l-~ r-l-.,.---r----r--, V 
Vg 
C R 
F.i.g. Z2. F.<.na.i ac ~maU.-~.lgna.e. cUi.cu.U mode.t 60Jt con-ve.Jt.teM 06 F.ig. 1 .<.n .the. d.i.6 conthtuoU6 con-duc.tion mode. 
type J , r, g, J2 rz 92 
buck 2V~I'M L::.M R M2 I 2V~ (I-M)R MI2'M)1 R K M2 r-:-M'R RM K 
"M R 
boost 2V~'- M.::.! R ...M.. , _2~ M-I P. MI2M~liL R'<fM-TI R -M3 M-I RYKMIM-tl M M-I R 
buck. 2M R 21vI 2M boost RW M2 0 RVKM R R 
TABLE 111. 'Oe6.lM.tion 06 .the el.e.men:tA ht .the canon.ica..t . cUr.cu.U model. 06 F.i.g. 22 60.ll..the .tiIJtee common conveJttw 06 F.i.g. 1 ope.Jta.t.lng .<.n .the d.i.6-con.t(.nucUA conduc.:ti.on mode. 
typ" Gog God 
"""p 
buck M 2V!I-Mr
/2 
2-M _1_ 
l/KM(2-M) I-M RC 
-
boost M 2V~ 2M-I , 2M-\ M-I M ·1 RC 
vuek-
M V 2 boost 
'VKM RC 
G _.Q. - G I v I vg- \19 - 0g 1+ SluJp , GVd~a = God I+s{:<rp 
TABLE IV. SumrtrlI!.Y 06 .the ac .:tJt.an46e.Jt pJtOpeJr.ti~ 06 .the 
.thJtee common conveJt.teM 06 F~g. 1 ope.Jta.ting ht .the d.i.6con.tWuo~ conduc.tiolt roode. 
All the results presented in this ~ection are li 
and the procedures outlined in Section 3, the very use~ b nl t .th J:. _+:.. app -
ful Table II can be generated, in which the dimensionless ca Ie 0 fI 0 e ""'-<>co, .......... uow. conduction mode of oper-
parameter K is defined as before with K • 2L/RT • 2Lf /R. ation of these three switching converters. To determine s s when these results oUght to be ap~lied and when those for continuous conduction mode [2j, the boundary between 
The element values of the dynamic (ac) circuit the two modes of operation is determined for these three 
model in Fig. 22 for the three converters are showr. converters and tabulated in the next section. 
in Table III. 
Again, as Table II was generated from Table I and only input-output dc transfer properties obtained, we can similarly generate·fram.Table III another, Table IV, in which only input-output ac transfer properties (transfer functions G and G d) are listed for the three converter.. vg v 
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6.3 Determination af the boundary between two conduction mPdes 
As explsined in detail in Section 3.1 the criteria for determination of the converter conduction mode are 
~l 1 
" 
f: 
I 
~., 'J 
i 
.1 
.. ~ i .-' 
~. 
" 
I 
't 
I 
~--
or (88) 
c.on..tinuoUb e!(mduc.ti.on IIXJde. 
or (89) 
au c.on.ti.nuow. aOllduc..ti.olt mode. 
or R> R i 
. cr t 
(90) 
where K i8 as defined before K • 2L/RT • 2Lf fR. 
Following the same procedure outlined !n Sect!on 3.1 for 
the boost converter example, the parameters Kcri and 
R rit can easily be found for the other two convErters 
.Be all resutls are shown tabulated in Table V. 
r.onvHt"r 
opG!I1.1Mp c..ons.d~rd I ton <.Io~l?d· loop r:o,,'o I< I"rd 110n 
tvP" Kent ( oj RerI110,R''<l1T Kcrlt{M) 1~'r,IIM,Rnom) 
r-' -
buck 1- 0 RI1<>!D. i-M .!lurun 1- 0 I-M 
bnc~t 011-D)2 Rl1<>ln 10..::1 M3 Oll-[)l Z M3 --- Rnom M-I 
L'uck - II - [))2 '(I~DDf 1 {M tl)2Rnom b00st IMH)'Z 
"------'--- .. _ .•. '-
TABLE V. VUeJtmi.nati.OIl 06 .the. bowtdaJty betwe.en the. .two 
e!ollduc.ti.olt modeA, e.xpItU4e.d ~OIL open-£oop ah· 
we.il. a4 60Jt. cf.oHd-i.oop e!OIlMde..'latioll4. 
In Table V nominal reSistance Rnom is a design para-
meter defined by 
R • 2Lf 
nom s 
(91) 
It has already been demonstrated in Section 3.1 for 
the boost converter that parameter K can be chosun 
(K> 4/27), such that the converter is alway4 operating 
in the continuous conduction mode regardless of the 
operating point, that is dc duty ratio D, while the 
discontinuous conduction mode can occur only for K < 4/27, 
and then only for a portion of the dynamic range of duty 
ratio D. The same holds true for the other two conver-
ters, and the following criteria can be set: 
a) when K > ~ the converter is always in con-
tinuous conduction mode regardless of D. 
b) when K < Ku discontinuous conduction mode 
can occur,~~ut only for a limited rWlge of 
duty raeio D. 
Parameter K.. is actually the maximum ~( the duty 
ratio D dependen£ function of first ~~Lumn in Table V, 
and is for comparison purposes listed in Table VI. 
TABLE VI. SWl1ll1M!I 06 .tile. palUlnlUe.1{. Ku. ~Ue.ltnirlttlg the. 
IlI'.g'('OI1 06 wtc.Dndi.t1ollaL e!olLtUtttOM e!onduc.t1.on 
601t. thILe.e. c~mmon .aOltveJtte.~ 06 F.i.g. 1. 
From Table VI it is obvious that when K > 1 any of 
the three converters listed will ~rujA Qperate in the 
continuous conduction mode, and when K < 4/27 each of 
them wi 11 operste in the dltHvntinuoull conduction mode 
for 8 port10n of the duty ratio range. With this, and 
the first column in Table 11, the dc voltage gain a6 a 
function of duty ratio can be shown as in Fig. 23b for 
lC < 4/27, while the corresponding result for continuous 
conduction mode is illustrated for comparison p, _I",ses 
in Fig. 23a for K > 1. 
al conti nuou,,; conduction bl dlscQntinuous conduction 
~(Dl ~9(DtK) 
K>l 
0.0 0,5 
F.i.g. 23. ComtJaI!L\ all 06 the. de! voUo.fle. gcWt cJlaMatu-
iAtI.C!4 .Ut .tile. .two conduc.ti.OI1 mode.4 60IL .tile. 
COl!lInO~1 e!OllveJLteJrA 06 F.i.g. 1. 
In Fig. 23b heavy lines designate the region of 
actual discontinuous conduction opeL'ation, whereas 
dotted lines signify that the continuous conduction 
mode takes over and the dc gain characteristics begin 
to follow those for the continuous conduction mode 
(see for comparison Fig. 8). From Fig. 23b it is also 
evident that in the buck and the buck-boost converter, 
the transition between the two conduction modes occurs 
only once at higher duty ratio D, and not also ae the 
lower end as it does in the boost converter. There-
fore during init~al start-up of the converter, when the 
duty ratio changes from zero to the value required by 
tbe steady-state gain M, the two converters (buck and 
buck-boost) can be deaigned to stay in the discontinuous 
conduction mode only, even in thi8 transitional period. 
We now present another viewpoint, Which in an inter-
esting pictorial way and a unique frequency interpretation, 
illuminates the determination of the converter operating 
mode and the basic small awitching ripple requirement. 
Namely, from Fig. 1 it is apparent that the three common 
converters essentially consist of the Bingle switch S 
positioned differently among the source voltage V and 
three elements, inductance L, capacitance C, and ~oad R. 
With only these three elements three different "inherent" 
frequencies CWl be defined regardless of the converter 
type. Two of them, wa and wc' termed natural frequen
cies, 
Bre defined as 
(92) 
HoWever, yet another "inherent" frequency wa can be 
defined by these three elements as 
(93) 
The dimensionless parameter K, which plays a crucial role 
in the determination of the conduction mode, can now be 
eXpressed as 
(94) 
Therefore, the position of this new frequency W With 
respect ot the switching frequency f determine9 the 
conduction mode. Hence for ~ > 1 orsw < f , each of 
the three converters will always be inflcontinuous con-
duction mode regardless of D. On the other hand, 
W «fs and w «f are requirements for small switching r~pple. TIle i8forma@ion contained in the position of 
these three "inherent" frequencies W III and f with 
respect to the switching frequency fn'iSaconcis~lY sum-
marized in Fig. 24. The diagram in fig. 24. with the 
, . 
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I "<o(;-2RC , >:l=2L 
1;; hIgh switching rlppl .. 
smdll rlppl~ 
1kHz 
I I 
10kHz 
conlinuou5 
conduction 
f" fr"qu"I1~\J ~cdl" 
I I I I I .. 
100kHz 
dlscont I nUOU5 
conduc I.on 
verter operates in the discontinuous conduction mode 
from D - 0 until D = I-D2 - 0.72, and the experimental dc gain characteristic is shown in this duty ratio range 
on l·ig. 25. 
2 
de gdln I~gl 
• • mltdSlJl'Clnrzll t 
cJdtd 
• f.i.g. 24. FJteque.ncy -tlt-teJl.p'te-ta:ti.OI1 00 the. cOlldllcti.OIl 
mode type and l>Im.U l>wUc/Li.ng II1.pp.le lLequUtelnelt-t. I -
• 
help of definitions (92) and (93), displsys in a con-
vincing manner the interplay between conduction JOOde types. 
switclling ripple requirement and choice of parameter 
values L, C, R,and f. For example, increase of load R 
can cause change to ~iscontinuou8 conduction mode with-
out deterioration in switching ripple. However, if in-
ductance L or sWitching frequency is reduced, change to 
discontinuous conduction mode can occur, but at the 
price of higher switching ripple aince separation be-
tween wand f is also reduced. One would have to in-
crease gapacitince C to remain at an acceptable sWitching 
ripple level. Thus the frequency diagram of Fig. 24 gives 
valuable insight, both qualitative and quantitative, 
into the basic relationship,. inherent to switchIng con-
verters. It is interesting that from (92) and (93) a 
very simple relationship follows 
(95) 
which may further facilitate quantitative analysis. 
6.4 Experimental verification of the transfer properties 
Both dc and ac transfer properties have be~n exper-
imentally verified on a circuit breadboard of the buck-
boost converter shown in Fig. 12c. Because of lack of 
space, only cursory eXperimental verification is included 
here. 
The b~ck-boost converter was chosen because of several 
unique features which clearly distinguish it form the 
other two converters, and which are easy to check. A 
,quick look at Table II, for exam91e, reveals that it is 
the only converter whose second interval D2T is inde-
pendent of the operating cond1t1.ons (duty raho D or 
gain M), but rather is fixed determined by the parameter 
K only. 
Likewise, a look at Table III shows that the ae 
resistance r 2 is also independent of steady-state oper-
ating condition (gain M). Therefore, the single pole 
of the two transfer £uncitons G and G does not move 
with change of operating condit¥§n (gaiX~) a& it does 
in the other two converters. 
Finally, the open-looP2input impedance of the buck-
boost converter is Ri • RIM since there is no internal 
feedback (g1 • 0). Hence the input impedance is purely 
resistive, which is not the csse for the other two 
converters. 
Tilt! transfer properties have been verified Oil the 
test buck-boost converter with the following switching 
compunents: transistor 2N2880 and diode TRW SVD .LOO-6. 
Vc. 9 a.i.11 meal> (Vtemen-tl> 
For the choice of element values L - 8901111, C • 12lJF, 
R = 2200, f z 10kHz and V a 6v we compute K ~ 2Lf /R -
0.81 and D2
9
• IK'· 0.28. fherefore, the buck-boostS con-
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0.0 
Fig. 
• 
D 
0.2 0.4 0,6 0,8 1.0 
25. Vc. voUa.ge ga.i.n meal>UlLeme.n-tl> 601L the buck.-boo.6,t 
COIlVeJtteIL .ill .the dUcon..ti.nuoUl> COIlciu.cti.OIt mode. 
As seen in Fig. 25, the experimental points follow 
very closely the theoretical straight line characteristic. 
The experimental data, however, are Slightly lower than 
the theoretical curve since the transistor saturation vol-
tage and diode drop have not been accounted for in the 
theoretical wodel, although this could easily be accom-
plished. '!:he inductor current waveform was monitored, 
and confirmed discontinuous conduction operation for 
D c[O,O.72] while D2 measured was constant as predicted 
at D2 - 0.28. 
Ac .tJum.!. OeJl. 6unc.Uon meal>UlLemeltU 
The duty ratio modulation d to output voltage v 
transfer function G d is now measured usin& the des-
cribing function meXBurement technique [llJ and resul.ts 
are shown in Fig. 26. 
1~I(db) 
• 
-10 
-20 - •• measur~ment 
data 
-30 
100Hz .lkHz frequency 
F.ig. 26. EXPvr.UJ!e~e. magn.Uude-6ILequency lLe-l>pOMe 06 
G = u/d .tJum.!. 6eIL 6U1lcti.01l 60/L buck.-boo.6.t 
cgHveJtteIL .i.tt .the dU coI'l.ti.nuO/Ll> conduction mode. 
TIle element values used are the same as for the 
dc measurements, except that the inductance was in-
creased four times to L • 3.5mH to reduce the superimposed 
switching ripple and to reduce the ringing effect in the 
D3Ts interval. Hence for L • 3.5mH, C a 121lF, R = 2200, 
f • 10kHz, V - 6V we calculate K· 1.62 and D2 = 0.56. 
TRe range of Hiscontinuous conduction operation is then 
reduced to D e [0,0.44]. The single pole of the transfer 
functions G and G d (see Table IV) becomes f = l/nRC 
120Hz, whicKgiB in ~xcellent agreement with thg exper-
imental data shown in Fig. 26. 
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'l'he mCIUl\lI."C\ll<lnts '->i!re repeated for several operat:!.ng The inclusion of the cnnonical circuit model (Fig. 
'pOints 1n tIlt' d;l.scantinuuua conuu.:LiOl\ I."cgi()I\, IHlruely, far 22) lind an appropriate Inodel for the 1Il0dulator stage (96) 
D" 0.1. 0.2. 0.3. and 0.4 but the "mgle pole at f p ' as illto) the switching ):cgulator (Fig. 27) I."esults in a com-
predicted. did not 1IlOve. plete circuit model of a switching I."egulatol." ;l.n the dis-
continuous conduct;l.,)n mode, as shown il\ Fig. 28. 
The experimental ml!(lfJUrements therefore hllvc CO\\-
fil."med th4 high degree of accuracy uf th ... cttl\\lt\lcnl cir-
cuit DIOdel (Fig. 22) for the dillcont inuous cond'II'tion 
mode of operation. 
The question of tnput properti ... s of switch II\S 
converters lind I."l'gulutors, und purticularly of opun-
und closed-loop input iUlpedances. ill thoroughly onalyzed 
in the next sectlon on modelUl1g of a switchln& mode 
JLeguia.tolL in the di~ ~on;t·,i/ltlOU4 Cvl1dUC,Uvll mode. 
7 ~OEl.l.ING OF SWl'l'CIIING REGULA'mlt IN 
DISCONTINUOUS CONDUCTION~rolt~ 
'fhis section demonsh'atea how the cal1onic"l drcuit 
model for a switching converter operating in the discon-
tinuous conduction mode can easily be incorporated into 
the complete switching-mode I."cgulator D~del. Consider 
now a switching-mode regulator as shown in Fig. 27, an 
illustrativn exsmple since the discussion applies to nny 
converter. 
r 
""r~guldh'd I Ill''' t 
SWllctlln'J m,>rk 
l'~\,uh,>ltl ... d \.'\...itpul 
t_OI'v~r-tC'r I 
V 
L j--N""I-'--
Vg L,.JS ~~_ R 
I boo~t powcr S1d9C 
duh, rdtlo D 1 
coni rol _' 
volld "Vc • .,."" 
",od\Jldlul' 
7.1 l'iLldu1.ato~ stage modelling,tmct .. 9!:?mplete, regulator 
circuit lnOdel 
So far, we have obtained the canonical cJ.rcu,1 t model 
for the switching-mode converter. The next step in 
development of the reg\lltttor equivalent circuit is to 
obtsln a model for the modulator. 'fhis is easily done 
by writi!tg an expressilln for the essential function of 
the modulator, which is to convert an (nnalog) control 
voltage V to the switch duty ratio D. This expression 
can be wrttten D .. V Iv 11\ which, by definition, V is 
the ranSC. oJ; control Csifbwl required 1:0 sweep the dl'fty 
I:atio ovel:' its full range from 0 to 1. A small variation 
v superimposed UpOll V therefore produceD a cOl:'reaponding 
v~riation a .. v lV in CD, whIch can be generalll!cd to 
account for a n~!luWi£t)rm frequency response as 
flU (s) 
d • -V-' Vc (96) 
III 
in which f (0) ~ 1. Thull, the cOlltrol voltage to duty 
ratio tlu,al'l'-sigl\al ttansmissiou characteristic of the 
modulator cttn be represented in general by the. twu 
parameters V and f (s), ragardl'ess of the detailad 
Dl6chanism bymwhich ~he modul,~t.tol1 is achieved. 
R 
F.i.g. 28. GeUi!.ItIl.l! etc. <5"hl.U-~.igfta.e ci.Jt.ClLi...t model 60IL .the. 
-I\\lttchill9 ltc,gu"WO,'l- 06 Fig. 25 o)Je~a,tCl1g i.n .the 
di-l c"lltiltuou~ conduct-wit triode. 
!he gCI\erat~r symbol foX' lOhe current generators 
j (s)d and j~ (s)d at the input snd output ports, respec-
tively, I\as ueen ahanged from a cirr~le to a squsre to 
emphssi:a:e that in the closed-loop regulator they have 
1!ecome dl!)Jcl1dl!Jlt generutors (on output voltage vllriation 
v in particula~·). A closer look lit the circuit model in 
Fig. 28 reveals sou~ unique properties of this negative 
feedback circuit. Namely, it has been previously shown , 
in Section J that only the outpu~ port.network (con-
sisting of current generators g"v , j2d, resistanClls r 2 
and Rand cspacitance C) effect!.vhy tnkes part in deter-
mil\atiOn of the open-l()op transfer functions G and G • 
The immediate implicatiol1 of this is that for ,t!il!.a.e. 6oi:fR.ce 
uv.e.tage. v , the loop gain T is defined only with respect 
to the ou~put port as shown in Fig. 28 • Likewise, the 
output impedance Z snd line tl."ansmissiol1 characteristic 
F (audio-su8ceptib~lity) become solely defined in terms 
of the output patt elements, while the input port takes 
part only in deteool)ation of the input impedance Zi' 
This is easily confirmed by analysis of the equivalent 
circuit in Fig. 28 , which leads to 
T G Gvd(s)A(a)fm(s)!VlD 
Zo.o (Ii) 
Zoa~ 
G (s) 
~' _ -Y.L...:.. 
l+T 
(97) 
(98) 
(99) 
(100) 
Tha fit'st threa Qxprcssiol1s are rather obvious and 
are a C<lnsequence of the genernl results of linear feed-
back theory. They also cOl1firm that T, Z , and Fare 
funccions of tlw output port elements onl?, sinca the 
open-lt)o!' transfer functions G and G arB :independent 
of input port elements. vg vd 
It should be n'~ted, however, that this peculiar 
dependence of sOlUe feedback quantities T, Z , and F on 
output POl."t elements only, is a quite ~)::1ec.{ar. case 
which is a consequence of the .Ldea,C l> a [lltc.e. voUetge.) v . 
If the SllUrU: Voltage had an internal impedance, or Sn 
input filter were included in front of the CQnverter, 
evel1 the ol'''I\-loop tl."ansfer functions G nnd G would 
become depeJtdl!1~t 011 a.C.f. circuit elementt~ the f~gdback 
qunntities even more so, and this special feature would 
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disappear. Thill once again de1lll~nstrate9 how \lowerful 
these converter equivalent cire,uit models are, since any 
of such additional effects can be diJt.ec.tly included in 
the circuit model of I'ig. 28, I)wing to its c.omplUe. 
ciJt.~t representation of the converter properties. 
We now investigate in mol.'e detail the important 
input properties of the circu!Lt model in Fig, 20. 
7.2 Input properties of switching regulators.l!!. 
discontinuous conduction mode 
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As seen in (100) the input impeunnce Zt i.; aiso 
dependent on the input quantities jt' r l , and g1' In 
addition the input duty ratio dopenaent current gener-
ator jl is now responsible for the negative input impe-
dance at low frequencies. Indeed, if j - 0, and since 
at low frequencies T~, the input resistance R would 
appear to be positive, in obvious conflict wit~ the 
actual physicsl requirement. 
Let uS now verify this for the dIscontinuuus con-
duction mode, and consider first the limiting case of 
(100) for high loop gain T-- (at low frequencies) 
1 
Ri - - (~ j -~) GVd 1 r l (101) 
From the circuit model in Fig. 28 the convertur 0pul\-loop 
transfer functions GVg and GVd are easily fOWld as 
(102) 
By use of (102) in (10l.) we finally obtain the 
cto~e.d-loop incremental resistance Ri as 
R • _ (jl g - -=-) (103) 
i j2 2 r l 
Using now the definitions of ele,mene values jiliJ2 ' g , and r l from Table III in (103), we obtain for tfiree converters (buck, boost and buck-boost) that 
-(:rR (104) 
From (103) it is also evident that despite the 
presence of the positive term, the negative term has pre-
vailed, correctly predicting the negative closed-loop 
input resistance. 
Let US now consider the other extreme when the loop 
gain is very small, that is T~O (or equivalently at high 
frequencies). Then, the input impedance approaches the 
open-loop input impedance Zin obtained from (100) as 
(lOS) 
The same result could be obtained directly from the open-
loop converter model in Fig. 22. From (105) it seems as 
though Z could be negative owing to this negative in-
ternal ef¥ect of the current generator glv in the model 
of Fig. 22. However, this is not true, S'ince the 10101-
frequency value of the open-loop input impedallGe Rin becomes from (105) 
(106) 
which correctly predicts the open-loop low-frequency 
input resistance to be positive. 
}'rom these resul t8 and the corresponding one for 
continuous conduction mode [lJ, it follows that the closed-
loop low-frequency input resistance Ri is given hy (104) 
lti!gaJt.deUll of the conduction IOOde type and switching 
converter type (buck, boost, or buck-boost). The same is 
also true for the open-loop low-frequency input resis-
tance Rin given by (107). 
Hence, this a~ction has confirmed'that the canonical 
circuit model for discontinuous conduction mode (Fig. 28) 
properly models the regulator input properties (closed-
loop input impedance) in much the same way as the canon-
ical circuit model for continuous conduction mode [1,2J 
did, through the presence of duty ratio dependent cur-
rent generators at the input of the converter model. 
The ilDlllCdiate consequence of this is that the regulator 
circuit model (Fig. 28) is a c.ompte.te circuit model which 
repreaents all eSSential properties; input, output and 
transfer propercies. 
8 CONCLUSIONS 
A general method for modelling 'lily three-state 
switching converter operating in the discontinuous con-
duction mode has been presented. The fundamental step 
is in replacement: of the state-space descriptions of the 
three SWitched networks (3) by their average (8) over the 
single period Tst the same step as taken for any ordinary 
three-state converter. This is then supplemented by 
additional constraints (9) and (10) which properly 
account for the discontinuous conduction mode of operation. 
The subsequent perturbation and linearization steps 
are npplied not only to the state-space or circuit 
averaged models but also to the constraints, which then 
provide the additional information needed to define com-
pletely both dc and ac small-signal models. 
An extensive analysis of the dc conditions in the 
discontinuous conductiOn mode has been given, in Section 
3, which then enabled the definition of the boundarY 
between the two operating modes for a specific boost con-
verter example. An easily interpretable formula «45) or 
(49» led to simple criteria «46), (47) and (48» for 
determination of the converter mode of operation. 
Analysis of che dynamic (ac small-signal) model 
confirmed the general modelling prediction - reduction 
of the system order by one. Thus, common converters of 
Fig. 1 showed a aingle-pole frequency response in the 
dis~ontinuous conduction mode. as opposed to their two-
pole response ,in the continuous conduction mode. 
Then, following the hybrid modelling path (Section 
4) and the circuit averaging path (Section 5), a new 
circuit model (Fig. 18) with a rather unusual topo-
logical sttucture is obtained for the boost converter, 
which provides a complete model for dynamic (ac small-
signal) behavior. 
The canonical circuit lI¥Jdel with the same topo-
logy (Fig. 18), but with different element values, is 
obtained in Section 6 for the other two converters of 
Fig. 1, and the results are conveniently summarized in 
various tables. Experimental verification of dc and ae 
transfer properties of a buck-boost converter in dis-
continuous conduction mode are also provided, 
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Finally, the model of the awitching-lIOde Jt2.guhltoll. 
operating in the diAc.oltWtuoUJ c.onduc.tion mode. 18 ob-
taiDad in Section 7, and important input proporties 
(both opsn- and clossd-loop) are thorou~~ly anslyzsd. 
[12J SlobodaD Cuk aDd R. D. Middlsbrook. "A New Opti_ 
TopoloaY SwitchiDl Dc-to-Dc Converter," IEEE Power 
ElectrClllica Specialiau Conference, Palo Alto, calif., 
Juns 14-16, 1977. . 
. The outlined .. thad is aeneral and ~A£cttv appli-
cabls to invsatiaation of ths diacontinuoua conduction 
.ads in mare co.plex sWitching converter structures, 
such .. thos~ dsscribed in [12,13], involvina .ars than 
a sinals inductor. 
[2] 
[3J 
[4] 
[5J 
[6] 
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into (A.4) and (A.5), and after retention of only fix'st-
order te~ (linear in T
a
), (A.5) reduces to 
x3(T~) • (1+dlAl+d2A2+d3AJ)xl (0) + (dlbl+d2b2+d3b3)'Yg (A. 7) 
Thie leada to a aingle continuous linear system 
4 
A • dlAl + d2A2 + dJA3 . x • lui. + bv g where 
b ~ dlb l + d2b2 + dJbJ 
(A.8) 
It remaine, finally, to characterize the state-
space averaging step for the generalized switching con-
verter with n atructural changes within each SWitching 
period, namely, one described by 
diTs • ti-ti _l 
t £ [ti _l , tiJ 
i • 1,2, ... ,n (A.9) 
for which the corresponding basic atate-space averaged 
IIIOdel ia 
~ • lui. + bv g (A.10) 
As an illustration of a switching converter with 
such multistructural change, consider the converter 
shown in Fig. A.la whose two switches 5 and 52 are 
driven as specified in Fig. A.lb. The two swifches 51 
and 5 are shown in th.ir "on" position in Fig. A.la. 
It c;ft easily be recognized that this 'converter is 
actually a boost CQAverter cascaded by a buck converter 
who~e switches are driven synchronousl.y but with dif-
ferent duty ratios, dl and dl +d2 respectiveI,Y. 
d) 
b) switch",s c) switch"'l1 
L~==~·t L-====--t 
F.ig. A.l SwLtclWtg c.onvell-teJL e.xh.i.IU.ti.ng ~tJW&Wtal 
change: 11) boollt. c.onve.ll-teJL CIllI c.ade.d by 11 buck 
c.onvelLte.lI.; b) lIw.Ltch d.Uve 6011. "t:.hll.ee-lI.ta..te.1I 
beha.v.iO/f.; c.l ~w.Ltch d.Uve. 6011. "60U/f.-~.ta..te" 
behav.t.oll.. 
However, if this converter is looked upon as single 
system, the switching action of Fig. A.lb would produce 
periodic sequential change among three different struc-
tures (shown in Fig. A. 2b, c, and d), while that of Fig. 
A.l.c would produce periodic sequential change among all 
four different switched networks of Fig. A.2. In any 
cale, it demonstrates the .feasibility of realization of 
• Iwitching converter having three or more SWitched net-
work configurations, even .in the c.ontinuoU6 c.onduction 
mode of operation. 
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F.Lg. A.2 VaMOU6 ~wUche.d nUwul!.k.¢ 6011. the c.onve.ll-teJL .in 
F.Lg. A.ll1. 
On the other hand if the converter is looked upon 
as consisting of cascaded boost and buck converters and 
each of them has been modelled separately as a "two-state" 
converter as in [2], and their models put together, the 
same result would have been obtained. 
However, for the discontinuous conduction mode, in 
addition to the state-space averaging step (A.S) for 
"three-state" converters, other restrictions ((1), (2» 
are imposed to reflect the limited behavior of inductor 
current (Fig. 2b) with fixed (zero) boundary values. 
But In any case, for either continuous conduction 
mode [2], or discontinuous conduction mode, the corre-
sponding state-space averaging step is justified on the 
basis of the fundamental performance requirement for 
switching dc-to-dc converters of small (negligible) 
switching ripple, as follows: 
switching ~ natural 
ripple small frequencies 
« switching ~ fundamental", 
frequency matrices 
'" linear Q Itate-space 
approximation averaging step 
This, together with proper inclusion of the induct;)r 
current discontinuity as additional constraints (1), (2), 
enable the extremely simple, powerful and accurate scheme 
for modelling and analysis of switching converters in 
~c.ontinuoU6 c.onduction mode to be established. 
I , 
'f 
. i 
1 
] 
I 
1 
! 
I 
~-\ 
.l 
Ii 
1 
lJ 
r , 
t 
APPENDIX K 
DERIVATION OF DESCRIBING FUNCTION OF THE DIGITAL SIGNAL PROCESSOR IN A MULTIPLE-LOOP CONTROLLED SYSTEM 
Inherent in the multiple-loop digital signal processor (DS~), shown 
in Figure 8 on page 38 of the text, is the triangular ramp at the integrator-
ampl ifier output as a resul t of the rectangular inductor voltage at the 
integrator input. This ramp, when working in unison with the externally-
generated threshold level, produces the necessary mechanism to effect the 
regulator duty-cycle control. 
One is therefore interested in how the duty cycle d(t) of the power 
switch is being effected by a sinusoidal disturbance at point B. The use 
of d(t) is more versatile than the voltage at point A, as the result is 
then applicable to all types of power-circuit configurations. In the case 
of the buck regulator shown in Figure 8, the voltage at point A is simply 
Eid(t) where Ei is the input voltage t, the regulator. 
The sinusoidal-disturbance propagation is protrayed in the figure 
included. The figure includes both circuit implementation and waveform 
propagation. The switching-frequency triangular ramp and the lower-frequency 
distrubance are designated by Vx and vy, respectively. The sum of Vx and Vy is compared to threshold level ET. Using a constant TON duty-cycle 
control as an example, the intersection of (vx+vy) with ET marks the initiation of the TON interval. The length of TON is unperturbed by vy ' as the DSP is configured for a constant TON' After the programmed TON 
interval elapses, the length of the subsequent off time is determined by 
the next intersection of (vx+vy) with ET. Following this pattern, the duty-cycle signal d(t) is illustrated accordingly. 
Let the DSP input signal be: 
(v +v) = A sin wt x y 
and let the DSP output, d(t), be expressed by its Fourier series as: 
d(t) = D + a1 sin wt + vl cos wt ... 
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Then, by definition, the descl~ibing function of the pulse modulation 
becomes: 2 2 1/2 
F ~ (a l + bl ) -j tan-l(b /a ) M A ell' 
Once al and bl can be determined, the gain/phase of the pulse mqdulation 
are obtained. 
Derivations for al and bl are trather tedious tasks. Since the major 
objective of this appendix is the formulation of the physical mechanism 
through which d(t) is being effected by (v +v ), the detailed mathematical x y 
derivations is not included. 
For the constant-TON duty-cycle control, the describing function can 
be shown to be: 
1/2 
20 . [ tilTON 2 ]. . T FM = -- 1 + (--2) e-JtIl ON SFTn 
where D is the steady-state duty cycle without the disturbance, SF is the 
slope of the steady-sta~e integrator output ramp during the off time, and 
w is the angular velocity of the sinusoidal disturbance. Based on this 
describing function, the gainlphase from point B to A clockwise in Figure 8 
becomes: 
2DE. [ tilTON 2 ]1/2 . T 
K = 1 1 + (-2-) e -J til ON 
P SFTON 
This value of Kp' when used in conjunction with eq. (150) on page 107 of 
the test, completely defines the open-loop transfer function of ·the mult-
iple-loop control. 
A point of ~articular interest is that the gain of the digital signal 
processor stage increases with the frequency of the disturbance signal. 
Realizing the validity of the equation for Kp only holds for frequencies 
much lower than the switching frequency due to approximations made in its 
derivation, the equation for Kp has been indeed verified within the signal-
frequency range from essentially dc to a decade above the corner frequency 
of the output filter. 
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PP.06PAM INDO$2<ItWUT.OUTFUT.TAPE~.IHPUT.TAPE6.OUTPUT) 
PEAL L,lP,rl 
DATA FC.FI,J,DC,DI.RHiJ ,·2.,.4.8.9.7.8,1.724E-8, 
NAMEU::T I'B/ DC.DI,FC,Ff,/,PHO,P.BS.IP,L 
DI~PLAY -THE OBJECTIVE OF nns PRCGliRI'I IS TO PERFOPM All_ 
DI:;fLA'( -OPTIJ'lUfl I,IEIGHT HWUCTOR DESIGN FOR f! GIVEtf LO:;:'-
DI'ZI'LA'; -TO !J·;EI?~: PLEA:E READ THE FOLLOWING HATEMEtlTS. 
Dt::;PLAY - CflF'EFULl'I' BEFORE EXECUTING THE I'POGPAM •• 
Dl"PLAY -THE IlEEDED IIIPllT PAPAMETERS FIRE TI1E-FOLLOIolWr,:. 
Dr:PLAY. DC CG/fIilJCTOP DENSITY IN GPAM~/CUf;IC eM.-
DISPLAY· IF rmT GIVeN BY THE USEII, DC [_; SET_ 
Dl:PUW - AT 50."? E', DEFAULT.-
Dr :PLA'( - D1 COPE roe", In' IN GPAMS/CUBIC CM •• 
r'I :PLil',' - IF lIrJT ';IVEtfBY THE USER, DI I:; EET-DI~PLA·,. - ilT ;-.::. Bt .DEFAULT.-
D,:fLA'" - Fe "ATID OF AVEPAGE ONE TUPI! LE'jGTH TO THE-
IiI:PLAY • ,:DPE C lPCUMFEP.ENCE._ 
Iir"::FLA', .. IF IIOl GIVEI{,FC I~ SET AT 2. BY DeFAULT •• 
Ii I:; PLff, - F~! PATIO OF r.:ONDUCTOP AREA TO I,/WDO.: APEA.-
DI';PLA, • IF IIOT GI\'Erl"l F'" I: SET AT .4 llY DEFAULT._ 
Dr:FLff·,. PHe, COI'Dl!("TCP PE:I!:TIVITY III OHr1-METEP. IF. 
I) I :?LfI r - ImT '; I'IEf;. PHO rs SET AT I. ;'Z4E-& B, DEFt<!,! 
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C .(lP •• 4 .• L.l/P} ••. ~ 
AC=':: .481E"'-'IiI -FC-PHO--4. ,·(DC-BS •• 3.) )._ .2-S_ •• 4. 
(. <, IF.·11 •• L ••. ~ .. > P •• 4 .. 1' ••• 2 
U=79 .sa.L-Z,.. J; A-U.ll? 
A'::=R-Z 
',J=2. OE-5.FC.DC.AC."~.A .... 5+DI -A.Z 
1.IPITE (6.1 ,A 
FORnAT<oA ~- ,EUI. 3,:;;: ,.:NifWE CEIITINETEF':.J 
IAPITE (';,2,Z 
FopnAH.Z =. ,El 0.3 ,S:',.CErlTInETEF:. > 
t~JPITE: 46, 3)H 
FOPMATl.f'j :: •• ElCi.3',5%,.TuPH::;.1 
LfPITE (6,4)!J 
FOPMFtTt.V ::. ,E10. ),5;-, ... GnU~:/OEPSTED.} 
~!RITE '6,5 'AZ 
FopnfiT (-AZ~. , E1 0 • 3 , $~ • -CUBIC CErfTIMETEP_. 
IJPITE (6,';)AC 
FOPMfiTt. ·AC=-,E t(r.3 ,5;';,.C 111C1jLAF' (1fL:-, 
\/RITE (6,7)101 
FDRP'tAT(.w ••• El,O" .. 3,5X •• GFi!'APt:;.J 
END 
- ~ 
Program 
Objective 
User 
Instruction 
Part 
of the 
Proa.ram 
Program 
Output 
Format 
Specification 
I 
, 
t RUtiX, I:a:IUDOS2,G 
THE OBJECTIVE OF THIS PII06P.,," IS TO PERFOPM AN 
OPTIMUM I,IEIGHT lUDUCTaR DESIGII FOf1 A GIVEri LOS:;. 
TO U~EPS: PLEASE RERD 1 HE FOLLO!.. ItiG srATEMEflT::' 
CAI'EFULL'f liEF ORE Ei',fCUTlIfl> THE PPOGF'AI1. 
THE HEEDED INPUT Pflf1AI1ETEPS AilE THE FOLLOLlUIG: 
DC : CmlIolJCTOF' DEIISITY III GPAM-:;'CUBlC cn. 
DI 
IF ImT GIVEII BY THE U:EP, DC IS :ET 
AT 8.9 BY DEFAULT. 
COPE DEUSITY IN G"AM::/CUB Ie eM. 
IF ImT GIVErl B't THE U~EP, DI I:: SET 
AT 7.8 EY DEFAULT. 
FC PAT! 0 OF flVEFiAGE CNE TIJPN LEt1GTH TO THE 
COPE elPCIJNFERENCE. 
IF ImT GIVElj,FC I:: :;ET AT Z. B'( DEFAULT. 
FM : F'ATIO OF CmJDl :TOP APEA TO tJItlDDW APEA. 
IF NOT GIVEII. 1'1,1 I:: SET AT .4 ll'( DEFfiULT. 
PHD: COIIDUCTOR FESISTIVIT"I Iti OHM-11ETER. IF 
lioT GIVE/;, RHO I: SET AT 1.724E-S £', I,EFAULL 
P DE;IG,jED POWER LOZ:: 111 ~IATT::. 
B: : 11f1XH1UM FLUX DEN:IT\' IN t:lLOGflUZ:E:. 
IP : PEAV ItIDIJCTDF- CUPPEtiT Iti AI1PEPES. 
L DE~61IED WDUCTflliCE IN MICF-OHEIWIE:. 
PlEASE SIVE I1IPUT DATA FOP L,IP,f;:.FillD P EELO"'. 
Pl£A~E AL::O GIVE IIlDIVIDLIAL INPUT DfiTA FOP DC,DI, 
Fe ,FlhAND RHO IF AllY OF DEFAULTED ;'ETTIrlG~ I: 
tlDT DESIRED. 
no IIlPUT IS NEEDED IF DEFAULTED ::ETTItI is APE U:ED. 
FOP Ali$WEPS AT THE END OF THE PUll, 
A IS CORE APEA, Z 1:: I1EAti CORE LEtiGTfI> 
II IS /lUI1BER OF TURNS, U IS PEPMEABILITV, 
AZ I~ PPODUCT OF A AriD Z .AC IS COrJDUCTOR AREA PEP 
TUPth'" I:; OPTIMUM IrtDUCTOP WEIGHT FOP A GIVEtI P. 
$B 
? L=200.,IP=4.:;,B;=3.5,P=O.6991$ 
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PPOGRAI1 Hmo: 3, ltfFUr ,OfJTPIJT, Tf1f'E5= rr,pf.'l ,THF"E.,=ClJTPUI , F.EAL L ,lP ,Ii ' 
LATA Fe ,FI,I ,Dr.-,Ll ,PHD "2 .. ,.4 .;: .• ? .;, •• J11 .;",'::4E-8;, ~ IIANELI:T 'r··r,c ,D1 ,F( ,Ftf."HO ·'<1.1: .rr 'L Ilr;::PU'fi .THE OiiJECTI'iE OF Th!: FFOG_PI' t. TO PERFOI'M Alf-DI:PLfi"i .OPTlllLIt LO:: IM';(lGP DE'l!:i/' Ft:~ A Gl\1Erf WEIGHT •• DISPLA,{ -TO U:EP:: FLEA:E FEAI: THE FDLL.CI.!N6 STATEMENT:?-IiISPUW. C';FEFULL', !:EFOPE E:·E(I." Ir.'" Tfit PROGRAM ,_ DI:PUW -THE I'!;EDED I/.PUT FPFFd1ETEF< I,FI' THE FOLLmmiG,. Dr:FLA'(· DC COIIDUe 1CF' ~EI': 1"f'1 1/. ';~PI1 CL'IHC CI1 •• DI:PLA~ 'n If IIDT 61',,,1' 1> TPF. ' ... if, ToC I: =ET. LIZPLRY • AT ~,9 P. aEfRblT,. DI:;Flf1~. DI COFE DEh;rr', It' '~PAII. C','HC el1 •• DISPLFr, • IF If::JT GI'IErl E:. THE t ,f-F, DI IS :;ET. L r ';FLFiOy + &T ';".~ B'" D~fHtIL;-.+ 
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ABSTRACT 
A powel' prQcessing optimization nethodology 
is established to eff~ctively conceive a design, 
to Illee tall requi I'ament s pecifi cati ons and concur-
rently opt; lUi ze a gi ven des i gil quantity deemed 
pal'ticulal' des; rable. Such a quant.ity can be the 
w~ight. efficiency, r~gulat~I' response, 01" any 
othel' physicallY-l\?alizab1e entity. Four design 
exanples are given to deinonstrate the methodology. 
The method of Lagrange multipliel's is ap~lied to 
three examples to acquire optimulll solutions aI'S not 
closed form. Hhen closed-form solutions are not 
amendable in the othel' example, a nonlinear 
pt'ogranuni n gal gorithm is used to con cei ve the 
optimum design numel'ically. Areas of future 
i nves ti gat; ons a l'e out 1 i ned to fos tel' the pmvel' 
pI'ocessing optimization into its ultimate matur-
ity. 
1. INTRODUCTION 
Partially due to the traditional suppOl'ting 
I'ole it sel'ves in I'elati on to othel' seemingly 
more glamorous technology areas, and partially 
due to its 01'111 l'apidly evolving nature, power 
processing technology has been hampered by a lack 
of rigorous design, modeling, and optinrization 
techniques. As a result. empirical and intuitive 
reliances often intercede with the designer's 
desire to be "more scientific" and his commitment 
of useful design and tradeoff tools, the need fOI' 
establishing a design optimization Ilethodology 
has becol1~ increasingly evident. 
To be s pecHi c, the util ity of the des i gn 
optinrization is that it will not only pinpoint 
the detailed power processor design to meet given 
specifications, but also achieve the optimization 
Ivith respect to a certain power-processor 
cl1al'actet'istic deemed particularly desirable by 
the designel'. The characteristic can be the . 
weight, the efficiency. or any other realizable 
enti ty of the pOl~er processor. Whi 1 e power 
processing as a technology has reached a level 
of sophistication I~here the analysis and optimi-
zation of these chal'acteristics should have been 
well established, a sUI'vey of existing literatures 
has proven the contrary. 
In the follOl'ling sections, the pO\~er process-
ing design optimization effort is first surveyed. 
The methodology entailed in this work is then 
described. Desi gn optimi zati on examples at'e 
provided to demonstrate the nethodology. Starting 
I~ith simple problems admitting closed-form optimum 
solutions,examples of ascending complexity are 
presented for which the use of nonlinear program-
ming algorithms bocomes ne~essar'Y in achieving 
numeri ca lly the intended opti mi zati on. Pri or to 
the conclusion, al'eas of future investigations 
are bl'iefly discussed to outline the ingredients 
needed to foster the power processing des; gn 
optimization into its ultimate maturity. 
2. EXISTING POWER PROCESSING OPTIMIZATION 
of being lion schedule ll • Handicapped by a general Since pO\~er magnetics represent a major 
lack of established design,analysis, and opti- portion of the total pO\~el' processor weight when-
1Il1zation tools, the tendency has been for a ever switching regulators and input/output filtel's 
designel'to become competent in dealing with a are used, it is to be expected that optimization 
certain particular circuit approach, rather than of magnetics design has received considerable 
to be familiar \~ith other available approaches attention.[1,2,3] However, most of these studies 
and the optimization techniques \'/hich can be used assume the use of a certain conductol' size for a 
to identify the optimum design for a given set of given current(e.g., 1000 circulal' mils pt:1I' ampere); 
specificati on l'eqlli rements. SlIch inadequacies the des; gn is reduced to the development of a 
invariably lead to penalties involving equipnent search routine to select the optimum core con-
\veight. efficiency. or other performances. In figlwation. Closed-form solutions for optimum 
VieloJ of the forthcoming needs fOI' use of con~ cOI'e paraneters are not derived. As a consequence, 
sidel'able higher level of pO\~er and the severe weight-loss tradeoff is only possible through the 
. penalties that may be incurred in the absence parametric-data appl'oach.[4] 
i . -- •• _--
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Beyond the magnetics design, optimization study on power processors seems to be quite I'are in vi ew of the vast power and cont)'ol ci rcui t deve 1 opn~l1t. 
As far as the power Cil'CUit is concerned. atten~ts have been made to acculllul ate the paN-metric data of functional designs (input filters, inversion and l'ectification, output filters. etc.) with ina converte r in O)'del' to i dent; fy an opt; /IlUIll overall convel'tel' des; gn . [5] Pri /lJarily due to the lack of propel' modeling for the indivi-dual functions as I'{ell as the inabi1ity to mathematically incol'porate the intel'dependences exis ti ng among the functions, the attempts have failed. A manifestation of this failure is the CUlTent inability of a power circuit designer to detel'lIrlne an optimum cOllverter switching frequency that will minimi ze the converter loss (wei ght) for a given converter weight (loss). 
Hhen pOI'lel' and control circuits are combined to fOlln a switching regulator. the l'egulCltor steady-state and dynamic pet'formances add Significantly to the complexity of design opti-mization far beyond that of the power circuit alone. Al though a computer non1 inear progranll1ing technique was utilized to conceive the design of a hystel'esis-controlled self-osci llating l'egu1 a-tor [6J. ptacticallyall existing performance optimization has been confined to breadboard experimentation and computel' simUlation. Howeyel'. with the recent availability of PQWel' and control ci I'CUit models [7,8,9,10J analytical op'timization of regulatol' performances' such as st.ability and dynamic tesponse has fOl'the fit'st time become a di s ti nct poss i bili ty. 
As the pO\~el' processing Illodel ing and analysis gradually approaches its full development, the trend fOI' pOlver processing optimization is likely to open an area of most zealous l'esearch. It is fot'the promotion of this tl'end that the following optimization n~thodology and eXqmples al'e formulated. 
3. PONER PROCESSING OPTHlIZATION ~'ETHODOLOGY 
A n~thodology is formulated hete to apply the optimization thElOl',Y in achieving non-iterative optimulll design of power processing circuits. Simply stated; the task is to minimize an objective function f(x,k), subject to design constraints gj(x,k,r)=O. 
Here, x::: (x"x2 .... xn)T is a n-dimensional 
vectol' t'epl"esenting ci l'clIit parameters to be de-termined. E,'{amples of x include the values of R, L, and C, the opet'ating frequency, and the design details of magnetic components including the effecti ve COl'e a)'ea, the lI~an core length, tile permeability, the wi)'e size, and the nl/mbe!' of l'finding turns. 
The k's represent vdrious constants known fl"Om conJllon knowledge or designer's experience. 
,OJ:tiuJ.< 't,('"", 
~~_Q~ 
Examples include coppel' l'esistivity, core and \'finding densities. COI'e window fill fctctor, satut'ation flux density, capacitor eneny-stol'age capabilities, etc. 
The r's are requit'ement specifications which the optimUm design Illust meet. Examples include fi1tel' attenuation, output ripple amplitude, lila xi mum weight, minimulll efficiency. source Em, etc, These !'equ; l'ements al'e us ua 11y prescri bed to the power processOl' des; gnel' by someone pre-sumably kllDl'lledgeable ill the entire pOl'iel" system. 
The function f(x,k) is the particulal' pOI'Ier processor characteristic to be optimized. Examples include the total weight, the total loss, the dynami C response! the fi gut'e 0 f n~ I'it of a specific design, Ot' any other preferl'able design quantity such as reliability and cost. 
EQuation g.(x,k,I') :: n J'epl'csent a total of "j" design constra~~ts relating ~, k, and r. For example, one of the equations may relate the fil tel' attenuati on l'equi red at a gi ven frequency to the RLC filter paran~tel'!; and a second equation may relate the output-ripPle' amplitude to the LC output filter, the ESR of G, the switching fre-quency. the input and output conve I'ter va ltages. and the output power. Sti 11 another equation may relate the SUIll of all losses to the requir-ed • efficiency. The number of constraints \'Jill be sufficiently large to allow all l'equirements "1,11 and all const.ants "k" to find their l~ayS into governing the design of all circuit pal'all~te\'s "X". ConseqUently, solutions acquired for equations g .(x,k,r) = 0 to minim; ze the objective function fJ (x,k)IYould authentically pOI'tray a detailed opti mum desi gn, dOlvn to the component level, in accordance I'li til the requi rell~nts and the optimization objective specified. 
4. NETHODOLOGY HIPLHIENTATION 
FI'om the foregoing desct'iption. the key to implementing the methodology rests on sui table mathematical or compute)' techniques that can be used to solve the Simultaneous constraints and conclll'rently minim; ze the objective function. 
As shown in the optimization examples to be pI'esented later, the nature of the power pI'ocessar design often leads to highly nonlineal' constraints and objective function, thus rendering the well-coded linear prografl1ning techniques inapplicable. 
\~hile the theory regarding nonlinear cons-trained optimization has been well developed, only few problems with )'ather simplistiC natu)'e can be solved inClosed form. Nost hl'ger problems ariSing fl'om practical applications are sufficiently complicated that, to identify theil' optimum so 1 uti ons one has to resort to computat; ona1 means. 
4.1 Optimization Theory Using Lagran9f; ~1111tip1iel's 
Quite au~ndabJe to genetalization,optimization 
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tl~eol'Y in tenllS of Lagt'ange l11ultipliel's [llJ PI'O~ 
Vldes a pl'actical method ;n seeking an extremuill 
fOl' objecti ve function f(x,k) I subjecting to a 
total of Uj" nonlinear constraints 
\~here x is a n~dimensional vectol'. The method 
proceeds by first forming a function F, where 
F ::: f + th.g. 
J J 
(1) 
(2) 
Hel'e, the h.·s are Lagrange multipliers independent 
of x's. J 
Next, fOl' function F to have an extremum, the 
requi I'eme nt is: 
( 3) 
i=1,2,·· .. n 
Between equations (1) and (3), there are a total 
of (j+n) equations, which Can be uSed to solve 
the lin" lH1known va\'iables Xl to x and the 1Ijll lIn~ 
knOl~n multipliel's hl to hj . n 
Application of this method to simple powel' 
processing optimization ~I'oblellls occasionally 
Ylelds closed-form Solutlons. Three sllch examples 
are given in Section 5. 
4.2 Nonlinea)' Pro~ranulling Techniques Using 
Penalty FlIncbons 
The key to nonlineal' pl'ogramning is an 
algol'1thm that enables optimulll IHllnet'ical solutions 
to be reached, with fast convergence, fl'om an 
initial guess of the solutions. Since the 
effectiveness of a given nonlinear progt'anuninCl 
technique is inva~'iably affected by the global and 
local pI'opat'ties of a 1l1l1lti-din~nsional pI'oblem to 
\~hich the technique is appl ied, the unfortunate 
consequence is that there is no unifol'l11ly good 
llJethod on wh i eh an ill god thm can be based to 
handle satisfactol'ily most optimization pI'oblems. 
FI'orn the nUnleY'OllS existing methods of 
nonlinear progt'aml1ling, tlvO populal' ones lVel'B 
sel~c~ed~o test their utilities in power pt'ocessol' 
optlllllzatlons: the method of I'educed gl'adient [12J 
and the method of penalty functions [13J. The 
particular codes used to implement these two 
apPI'oaches are. respectively. the Genel'alized 
Reduced Gradient (GRG) and the Sequential Uncons-
trained Ninimization Technique (SUm), [14.15] 
Gased so 1 ely on OUl' app 1 i cati on expe!'i ence to date 
both codes handle sin~le po\~et' processing optimi - ' 
zation problems eqllally \~ell. but the sum seems 
to have a distinct edge in achieving convergence 
for more comp 1i cated problems. Consequently the 
sum code, which is a notable member of the • 
penalty fLlnction class of algorithms, is lIsed in 
the demonstration examples sho\vl\ in Section 5. 
At this junctur'e. a note is in ol'de)' to 
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cl(wi fy the meaning of the penal ty function. A 
pena lty functi on is one wh; ch. when added to the 
ol'iginal objective function to form a penalized 
objective function, will deb'act from achieving a 
minimum objective Nhan an associated constl'aint is 
violated. A pal,ticulal' useful penalty fUllc;tion 
lIsed in the sum code is thus the quadra ti c fot'lll 
of 9j(x,k, r), which results in the fOl"mulatiol1' of 
the' following equation: 
j 2 
fp(x,k) = f(x,k) + C L [g,(x,k,l')J (4) j=l J 
Here, f(x,k) is the original objective function. 
f (xlk) is the penalized objective function, c is 
aPpositive weighing coefficient \~hen a minimum Qf 
f,)(x,k) is desil'ed, and 9,(x,k,I');:'" 0 are the 
I~onlineal' equa1ity constl'aints. F)'om eq.(4), it 
1S apparent that the cOllstl'ained minimum of f(x,k) 
stlbject to COllstl'aints g, :: 0 is identical to 
unconstl'ained minimum ofJ 1 im f (x,k). 
c'''''' p 
The sum code thus aecolI'Qdates the initial 
II ell , the conditions lIndel' which lIe" is to be 
increased, and the cl'iterion of bypassing the 
incI'easing lie" when the minimization procedul'e 
has I'un its COlll'se. 
Befol'e leaving fOI' po\~e)' circuit oolimi'zation 
examples, the follO\~ing impel'tant considel'ations 
al'e stated: 
(1) Notice that the penalty-function nethod of 
seeking l1umel'i cal solutions does not r-e~ 
pl'esent an extension of the theory of 
Lagrange IlIlIl tipliel's pl'esented in Section 
4.1. Despite its sound theoretical back-
gl'ound, the Lagl'ange multipliet's nethod is 
less attl'active, in general, frolll the 
computational viewpoint, as the number of 
search p,wameters is incl'eased by the 
numbet of Lagrange Illultipliel's. 
(2) Since most sum subl'outines al'Q written in 
FORTRAN IV, the program can be run on any 
layge computer with a Fortl'un compi lei'. -
Ho\vevel', being primarily a l'eseal'ch tool, 
the usel' generally needs to expel'iltlent \~ith 
SUMT in order to realize all its capabilities 
as Nell as its limitations. 
(3) Given a spec.ific sentch algorithm, one can 
genera l1y find an object; ve functi on and a 
set of constl'aints for which the given 
algorithm pel"forms best. This chal'acteds-
tic makes it difficult to COl1tpt\l'e objectively 
the genE!l'a 1 Illel'its of diffel'ent 1:11 gOl'ithms . t 
The fact that sum has pt'ovi ded a bettel' ~. 
performance than GRG in PUI' appl ication 
does in no Nay imply its oVal'all sllpel'iority 1 
eve)' othel' codes. The producti on of a ~ 
technique applicable to solve efficiently 
~ll l~on1ineal' progrannning problems is not 
1n s1ght, at least nat in the neal' flltm'e."'· 
5. DEHQNSIRATlON EXMIPLES 
FOUl' Qxanmles of powet' pt'ocessing o~ytinrization 
.. ~ 
'I 
I 
I 
kkk 
. 
al'e p)'esented to demonstl'dte the methodology 
pl'eviously described. They are! 
(1) Optimum-wei ght core selection for an 
inductor. I~ith winding size predetermined. 
o (2) OptinllUll-l~eight inductol' design Ivith a given 
loss constraint. 
(3) Optimum-loss inductor design I~ith a given 
weight constraint. 
(4) Comparison of optimum-weight single-stage 
and tlvo-stage input filtel' desi gil I~ith 
identical loss and othel' l'equirement 
constrai nts . 
The nature of the first thl'ee examples are such that 
they admit closed-form solutions based on the 
application of Lagl'ange multipliel' l1~thod. The 
sol uti ons of the othel' one, hOl~ever; are acqui red 
nUI1~)'ical1y through the use of the SUMT program. 
BefOl'e pl'esenting the examples, it is con-
venient to recall that f(x,k) is the objective 
function, and g.(X,k,I') :: 0 al'e const)'aints. 
The k's repl'eseilt all known constants needed fOl' 
the design. the r's are requil'ement specifications 
which the optimulll design must n~et, and the x's 
are optimum Cil'cui t and component pa)'ameters to 
be de te I'm; ned. 
Example 1 Optimum-I~eight Inductol' COl'e Selection 
Quite often in actua 1 inductor des i gn, the 
designer wishes to identify a COl'e to achieve a 
certain inductance and to accomodate all I~indings 
for whi eh the conductor S1 ze of each turn has been 
pl'edetermined eithei' intuitively or empirically. 
In thi sease, one is not i nteres ted in an opti mum 
design stl'ictly frol11 a fixed-loss-minimum-we;ght 
or a fixed~\~eight-l11inimul11-10ss standpoint. All 
that is \~anted is the selection of a core that is just ti gilt, i.e., it is neithel' too small nol' too 
lal'ge fOI' the application. 
In this des; gn, the following pat'al11eters 
are needed: 
KnpIVn Constants k's 
Ac: Predetel'mined cross-sectional area of 
one tUrn conductor 
Bs ~ Satul'ati on fl ux dens; ty of the cOl'e 
Dc: Conductol' density 
D; ~ Iron COl'e density 
F c;: Rati 0 of one tUrn condcutor avel'age 1 ength 
to cOI'e ci rcul11fet'ence 
r",! The Pl'opo)'tion af core window area actually 
occupied by the conductor when the windOW 
is filled 
~ Requil'elt~nts i"S, 
L : Inductance needed 
Ip: Peak cut'rent in the inductol' winding 
Unknown Variables x's 
A : Core cross~sectional 
N : Numbel' of tu\'ns 
Z : Mean length of core 
J.l : Pern~abil i ty of core 
Constl'aint Eguati ons 9j2.. 
A 11 magneti c core fl ux capabi 1 Hy is util i zed: 
B NA - LI ;: 0 
S P (5) 
All window at'ea of the toroid core is occupied: 
In deri vi ng eq. (6), a COI'e wi th a square cross-
sectional area A is assumed so that the circullI-
ference of the core becon~s 4 Ill. 
Objective Function f(x,k) 
Let the total inductol' I~eight be W, then, 
W'" f(x,k)::: conductol' weight + core we.ight 
::: 4F cDcAcNIlI + DiAZ (7) 
Having identified the problem, it is l'ecalled 
that the objective here is to find solutions for 
the X's so that W of eq.(?) is minimized and at 
the san~ time egs. (5) and (6) are satisfied. 
Unless otherwise specified, the use of intet'national 
metric system units is assumed. 
Substituting Xl for Ill, X2. for "ff, and x3 fOl' 
Z. egs. (5) to (7) become, respecttvely, 
(8) 
(9) 
(10) 
Using the method of Lagrange multipliers described 
;n Section 4.1, eq. (2) becomes: 
_ 2 2 (2 2 F - 4FcOcAcx2. Xl + DiXl x3 - hl Bsx2 Xl -LIp) 
- h2[(AchrFw)0.5x2-()(3/2.1I) + (x,/2)J (11) 
As prescl'ibed in eq.(3), partial diffe.rentiatlon 
of eg. (11) with respect to Xi gi ves : 
-1 
1 
1 
• 1 
~ 
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a~ 2 0.5 aX2"'8FcDCACX1X2-2hlBSX2Xl -h2(Ac/~Fw) =0 (13) 
aF 2 ax =DiX1 +(h2/2rr) '" 0 (14) 3 
From the five equations (8). (9), (12), (13), and (14), the five unknowns xlto x3 and hl to h2 can be solved. 
So 1 uti ons of h.1 and h? are i rre'levant to the inductor desiqll. Tne relevant ones are: 
where 
12F F D S= ( 1 + c VI c ) 1 /2 - 1 Dj 
From eqs.(l5) to (18),the perrooability and the 
(18) 
wei ght of the inductor can be deri ved as: 
1 1 
1J=(2rr/ ,J3) (B /1 )5/4(A /rrF )3/4L -1/45(S -2'"+ S6"2") s p c w 
(19) 
Equations (15) to (20) illustrate the par.ticular set of A, N, Z, and IJ that will produce the minimum 
conbined copper and iron weight of an inductor 
with inductance L, peak winding current I • 
conductor cross-sectional area A , satura~ tion flux density B , winding cfactor F\ ' pitch factor F , and spec~fic densities 0 for ~ the 
conductor and O. for the core. In Cthese equa-tions, A and Z lare in square rooters and meters 
respectively, W is in kilograms. and ~ is in Weber/ Anpere- Tur,n -Meter. To convert Jl into Gauss/Oersted, eq.(19) is divided by a factor 
-7 4rr x 10 . 
To denlOnstrate the utility of these equations, the following constants are assurood for the 
nlO lyperma lloy-powder-core inductor: 
2 Fw = 0.4, Fc '" 2, Bs= 0.35 Weber/~ter , 
Dc = 8900 kg/m3, and O( 7800 kg/m. 
Using t~ese constants and making the necessary 
converSlons to the more familiar engineering units. th~n, with L expressed in microhenries, I in 
amperes, and A in circular mils, 'p 
equations (15)cto (20) becoroo: 
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A = 2 Sx10-4(LI A )1/2 
• P c 
N = 103 (LI /A )1/2 P c 
Z '" 0 l8(LI A )1/4 
• P c 
Jl = 6 1(1 y5/4(L)-1/4(A )3/4 
· P c 
W = 0 OOl(LI A )3/4 
· P c 
turns (22) 
cm (23) 
Gauss/Oersted 
(24) 
grams. (25) 
Notice that once L, 1 , and A are known, the inductor weight is deeerminedcfrom eq.(25) without the need for actually designing, the inductor. 
. Example 2 Optimum -Weight Inductor Design Subjectlng to a Given Loss Constraint 
This example deals with the design of an iron 
core inductor to be used in an input filter. The 
allowed loss for the inductor is given as a cons-traint. The inductor current is assurood to be 
essentially dc. thus producing negligible iron loss. The results obtained here are of consider-
able practical significance; the results define in closed form the optimum-weight magnetics design pararooters including core area, mean length. perrooability, winding size, and number of turns 
once the loss in the inductor is given. Further-
more, the optimum inductor weight for a given loss is known directly without even designing the inductor. 
Known Constants k's 
P : Power loss allowed in the inductor 
Bs: Saturation flux density 
p : Resistivity of the conductor 
Dc, 0i' Fc ' and Fw are identical to Example 1. 
Given Requirements r's 
IdC: dc current in the inductor 
L : Inductance 
Unknown Variables x's 
Ac: Conductor size 
A, N, Z. and Jl are identical to Example 1. 
Constraint Equations gj~ 
Equations (26) and (27) are identical to eqs. (5) and (6): 
! . I iBs~A i LIdc ': 0 (26) 
Z A 1/2 
~+-2-=0 (27) 
·1 
1 
I 
J 
1 
l 
I 
,. 
" . 
:1 
In addition, the copper loss in the inductor is: 
P - (4Id/PFCNt'lf / Ac) = o. (28) 
Objective Function f(x,k) 
W = 4FcO A N t'lf + 0,. AZ c c • (29) 
Substi tuti ng xl for t'lf , x2 for vN, x3 for Z, and 
x4 for ~, setting up function F of eq. (2), and 
dtfferentiating F with respect to xl' x2, x3' and 
x4 yield the following seven equations: 
2 2 BsXl x2 - LIdc = 0 (30) 
1J/1TFw x2x4 - (Xi 21T) + (xl /2) = 0 (31) 
2 2 2 P - (4ldc P Fcx2 xl / x4 ) = 0 (32) 
2 2 2 4FcOcX4 x2 + 20i xl x3 - 2hlBsx2 xl - (h2/2) 
2 2 2 + (4Idc pFcX2 h3 / x4 ) = 0 (33) 
2 2 1/2 8FcDcx4 x2xl - 2hlBsX2Xj - (l/ 1TFW) h2x4 
2 2 
+ (8h3Idc pF cX2x1 / x4 ) = 0 .(34) 
2 DiXl + (h2/21T) = 0 (35) 
8F cD cX4x2xl - (1/ ifF w) l/2h2 
2 3 
- (8Idc pF ch3x2x1 1 x4 ) = 0 .' (36) 
Solving for A, N. Z, and Ac' it can be shown that 
the following closed-form solutions exist: 
A = 16( D F 4/B 2 0.)2/5(s)-4/5(1 4L2/P )2/5 P c c S 1T , dc (37) 
N = (1/16)(1T20i2/oc2Bsp2Fc8)1/5(S)4/~ 
(Lp2/I 3)1/5 (38) 
, dc 
Ac= (1TDiFcp4/DcB;)1/5(S)2/5(Id~lL3/P4)1/~ (40) 
where T represents the quantity in the bracket on 
the right-hand side of eq.(39), and Sis: 
S = (D.F /0 F )1/2+ [(O.F /D F )+96F2]1/2 (41) 
,ccw ,ccw c 
From these equations, one can obtain: 
'1 
1 
W = 
lJRlGlN:,4 n P ji 
, . ~ J\GE 18 [(1T20~D~ p3F~/B~) 1/5(S"slQQa Qf.TAu.'.a 
+ 16(p F~Oco~/2 /B;1T )2/5(S) -4/ 5(T)](L 6I~~/p3) U 
(43) 
Several significant characteristics exposed by 
these equations are: 
(1) For a given core material, the minimum 
weight expressed in eq. (43) can be calcu-
lated directly from the inductance L, the 
dc current Idc ' and th~ loss limit P, with-
out attending to the design details of the 
inductcr. 
(2) For a given loss, the inductor weight is 
proportional to (Lld~)6/5, but is inversely 
proportional to p3/5. 
(3) The two terms in the bracket on the right-
hand side of eq.(43) represent the conductor 
and core weight, respectively. Since they 
are both proportional to the same quantity 
(ld~2L6/P3)1/5, there is one, and only one, 
optimum weight design for a given loss. 
Varying the conductor-to-core proportion in 
an alternate design would only result in a 
heavier inductor. 
Using powder cores as an example, the following 
parameters can be assumed without losing much of 
the generality: 
w/m2 ,0 = 8900 kg/m3 Bs = 0.35 
Di = 7800 
Fc = 1.9 
3 c 8 kg/m , p = 1. 724xl 0- ohmmeter 
, Fw = 0.42 
Substituting these parameters into eqs.(37) to (43) and making necessary unit conversions for 
engineering convenience, one has: 
A = 0.OO076(ld~L2/p)2/5 cm2 
N - 37 6(Lp2/1 3)1/S 
. dc turns 
Z = 0.21(Id~L2/p)1/5 cm 
A = 2.68(1 llL3/p4)1/5 
c , dc dr. mils 
)l = 15.6(Id~L/p3) 1/5 Gauss/Oersted 
In these eQuations, Id is in amperes, L is in 
, c 
m1crohenries, anrl P is in watts. 
(44) 
(45) 
(46) 
(47) 
(48) 
(49) 
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Example 3 Optimum-loss Inductor Design 
Subjecting to a Given Weight Constraint 
In addition to the two constraints identical 
to eqs.(26) and (27) concerning the flux capability 
and the full window, a third constraint is that of 
weight W, where 
w - 4F D NA n- D.AI :: 0 C C C 1 • 
(50) 
The objective function ;s the loss, 
(51) 
Performing similar manipulations as Example 2, the 
following closed-form solutions can be obtained 
after rather laborious derivations: 
A :: M-2W2/ 3 (52) 
N = M2(1/B )(LI /W2/3) (53) 
s dc 
Ac = (B/ w/25D; 2'1) (2M-51TD;M-2) 2 (W4/ 3/LI dc) (54) 
Z::(l/D; )[M2 _(S/40)(2M-51TD iM-
2)2] Wl / 3 (55) 
16F D F ~=(B~/Di )[1-(S/10)(1- D.~ c w )2](W/Id/l) ,(56) 
, 
_ 2 2 ~ 1 ~22 4 5/3 P-(25pFcDi1T/BsFwM) 16F D F (L Idc /W ) 
c c W ' 
1- DiS (57) 
where 
M:: (51TDi2S/32FcDcFw)l/3 
S = l+(16FcD/w/Di) ~ "1+(96F cDlw/Di), 
(58) 
(59) 
Here, A and Ac are in meter2, Z is in meters,~ ;s 
in Weber/amp-turn-meter, P is in watts, W is in 
kilograms, L is in henries, Id is in amperes, B c s 
is in web~r/meter2, and D; and Dc are in kilograms 
per meter. . 
Notice the plus and minus sign in eq.(59). 
Only that which will produce positive Z, P, and ~ 
will be chosen for S in eq.(59). Using the powder 
core for illustration with the following numerical 
, . 
cm 
Gauss/Oersted 
Watts 
cir. mils 
(62) 
(63) 
(64) 
(65) 
In ~quations (60) to (65). W, L, Id are in 
grams, microhenries, and amperes, respeetively. 
Example 4 Comparison of Optimum-Weight Input 
Filter Design Using Single-Stage and 
Two-STage Filters 
In this example, the optimum-weight designs 
of two different input-filter configurations are 
compared to assess their relative utility. The 
first configuration is a conventional lC filter 
shown in Figure 1, where R is the winding resist-
ance of l. The second configuration shown in 
Figure 2 is a two-stage filter [1 6], in which Rl 
and R2 are the winding resistance of L1 and l2. 
R3 is the lumped sum of ESR of Cl and a much 
higher external resistance added in series with 
C1, and C2 is a high-quality capacitor with 
negl'igible ESR. The advantage of the two-stage 
filter is that while a high efficiency can be 
maintained through the use of C2 in the second 
stage to handle most of the switching current, 
the resonant peaking of the entire filter is 
being controlled by the external resistance R3 in 
the first stage. During normal operations, the 
current in Cl is negligible. 
I R Switching ... C!lrrent 
0 -------
CI 
0 
Figure 1 A Single-Stage Filter 
inputS: . 
Bs = 0.35 Weber/m2 L = 225xlO-6 Henry Il C21 0 
Dc • 8900 kg/m3 W • 50xl0-3 kilogram ~3 ___ . 
Di = 7800 kg/m3 p = 1. 724xlO-8 ohm-meter o--------~ .... -----------
F = 2, F = 0.4 Idc=4 amperes, 
c w· 
Figure 2 . Two-Stage Filter 
the following simplified equations are obtained: 
A = 0.045 W2/3 cm
2 (60) 
N :: 0.635(LI d/W
2/ 3) turns (61) 
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Known Constants k's 
DRIQINAD PAGE IS 
OJ rDO.& QUALITY; 
BS: Identical saturation flux density assumed 
for L, Ll, and L2 
Eight constraints exist for Figure 2: 
No Saturation For L1 and L2: 
K : Capacitor wei ght per farad of capacitance 
c for C. For a given voltage rating and case 
size, the weight of the capacitor is divided 
by the highest capacitance 'of that case 
size to arrive at a vallJe for Kc' 
BsN1A1 - L1 Idc = 0 (71) 
Bstl2A2 - L2 I dc = a (72) 
Full Window For Ll and L2: 
Kcl:Capacftor weight per farad of capacitance for Cl. 
KC2 :Capacitor weight per farad of capacitance for C2 
Dc' OJ. F c' Fw' and P are identical to Exa"llle 
1. and are assumed to be the same for L, L1, 
and L2. 
Given Requi rements r's 
B Resonant peaking limit for the filter of Fi gure 1 
Bl Resonant peaking limit for . 
the first stage filter of Figure 2 
B2 Resonant peakinQ limit for 
the second stage filter of Figure 2 
F : Frequency of the switching current 
G : Attenuation required at frequency F 
Id .: Dc current in the inductors 
P c: Power loss allowed 
The last four reqUirements are assumed 
identical for both filters to facilitate a 
realistic comparison. 
Unknown Variables x's 
The variables for the filter of Figure 1 are: 
A,N,Z,Ac,L,C,R 
(R = P/ld/) 
The variables for the filter of Figure 2 are: 
Al,N l ,Zl'Ac1 ,L1 ,C1,R1 
A2,N2'Z2,Ac2,L2,C2,R2,R3 
_ 2 (Rl + R2 - P/ldc ) 
f,onstraint Equations 9j2 
Five constraints exist for Figure 1: 
No Saturation: 
BsNA - LIdc = 0 
Full Window: 
(NA / TrF ) 1/2 - (Z/2rr) + UA/2) = 0 (67) c w 
Loss Limi t: 
(4pFcN~/Ac) - (P/l'dc 2) = 0 (68 ) 
Resonant Peaking Limit: 
L- CB2R2 = 0 (69 ) 
Required Attenuation: 
(l - 4iF2LC)2 + 4rr2F2R2c2 _ G-2 = 0 (70) 
(N1Ac1 /rrFw) 1/2_(Zl/211 )+(/lil/2)=0 (73) 
(N2Ac2 /rr F w) 1 /2 -(Z2/211 )+( /Ai/2 )=0 (74) 
Resonant Peaking At Second Stage Filter: 
(L2/L1) - 82 = 0 . (77) 
Required Attenuation: 
Objective FUnctions f(x,k) 
The weight for the filter of Figure is: 
W = 4F 0 A N~ + O.AZ + K C 
c c C 1 C 
The wei ght for the fi 1 ter s>f Fi gure 2 is: 
14 = 4FcOc(AclNl~ + Ac2N2'~ 
(80) 
+ °i(A1Zl + A2Z2) + KclCl + Kc2C2 (81) 
+ Negligible weight for R3 
To obtain the optimum design for Figure 1, notice 
that in eqs .(69) and (70) all parameters are gi ven 
except for Land C. Thus Land C are solved 
directly, from which the capacitor weight KcC is known. FUrthermore, eqs. (66) to (68) are 
identical to those of Example 2, where a closed-
form expression for optimum inductor weight is 
already available from eq.(43L Consequently, the 
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minimum filter weight is derived without resorting 
to SUMT. Assuming the following: 
Bs = 0.35 Weber/m2 Dc = 8900 
Fc = 1.9 Di = 7800 
Fw = 0.42 B = 2 
-8 p = 1.724xlO ohmmeter G = 0.002 
F = 20 kHz P :; D. 6 
Idc" 3 Amp 
kg/m3 
kg/m3 
(6 db) 
Watts 
kg/Farad 
Then, it can be found from eqs. (69) and (70) that 
L = 23.7 IlH C = 1335 
Equation (49) thus gives 
W = 0 0022(r l2L6/p3)1/5 +K C 
. dc c 
= 1.9 + 497 = 499 grams 
The overwhelming portion of the total weight is 
contributed by the capacitor. The large 
capacitance is needed to meet the prescribed 
resonant peaking B and power loss limit P. 
As for Figure 2. the closed-form solutions for 
L1,L2.C1.C2, etc., are unattainable. The optimum 
filter weight must be obtained numerically from 
SUMT. Using the same constants given in Example 1 
and assuming 
Kcl = 372 kg/Farad, and Kc2 = 2600 _ kg/Farad 
for foil tantalum and polycarbonate capacitors 
respectively. the SUMT processing gives the 
fol1Ot1ing optimum
2 
design: 2 
Al = 0.70 cm A2 = O. 138 cm 
Nl = 30 turns N2 = 51 turns 
Zl = 6.38 cm Z2 = 6.33 cm 
Ac1 = 2919 cir. mils Ac2= 3257 cir. mils 
Ll = 309).lH L2 = 103 ).lH 
Cl = 75 IlF C2 = 20 IlF 
R1 = 0.0237 ohm R2 = 0.0159 ohm 
III = 249 Gauss/Oer. 112 = 145 Gauss/Oer. 
R3 = 2.12 ohm W = 171 grams. 
Notice the smaller W of Figure 2 filter as com-
pared with that of Figure 1, thus demonstrating 
the lighter optimum weight of the two-stage filter 
in relation to its single-stage counterpart when 
they are designed to meet identical peaking, 
attenuation, and efficiency requirements. The 
difference in weight will increase (decrease) with 
a lower (hi,gher) aliowance on either the resonant 
peaking or the power loss for a given attenuation 
reqUirement. 
6. FUTURE INVESTIGATIONS 
Through the demonstration examples, the 
objective of establishing a power processing 
optimi zation methodology is achieved. However, 
like any other emerging branch within the modeling 
and analysis of power processing, the optimization 
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application can only grow into a future state of 
maturity with constant enhancememt from efforts 
of research and development. Imminent futUre 
investigation should include, but not limit to, 
the following areas: 
(l) Without an accurate model for power compon-
ent losses, the application of optimization 
principle to weight-loss study is of dubious 
value. Loss elements such as (A) core loss 
as a function of frequency, flux density, 
and excitation waveform. and (B) semicon-
ductor switching losses as related to 
various magnetics-semiconductor hybrid 
circuits and energy recovery schemes. must 
be authentically depicted to achieve a 
meaningful optimization. 
(2) The four examples given in Section 5 con-
tain only constraints which do not include 
reqUirements involving feedback control 
such as regulator stability, output imped-
ance. and audio susceptibility. However, 
with the recent availability of switching-
regulator models [7.8,9,10]. the inclusion 
of these requirements as constraints for 
the design of a complete regulator system 
now 'looms as the next vital step for 
power processing design optimization. 
(3) To effect power processing design optimiza-
tion, the parallel dev1eopment of computer 
search methods applicable to broad classes 
of power processing problems is desirable. 
However, since no single method can be 
expected to cope with all problems equally 
well, the development of dedicated computer 
programs for a given class of power process-
ing optimization will likely become an area 
of highly specialized research. 
7. CONCLUSIONS 
A power processing optimization methodology 
is established to effectively conceive a design, 
which not only accomodates all requirement specifi-
cations, but also optimizes a given design quantity 
deemed particularly desirable. Such a quantity can 
be either weight, efficiency, regulator response, 
or any other physically realizable entity. 
As an initial demonstration of the optimiza-
tion methodology, four design examples are 
presented. The method of Lagrange multipliers is 
applied to three examples to secure closed-form 
optimum solutions. These solutions prescribe an 
optimum-weight inductor design for a given loss 
constraint,and an optimum-loss inductor design for 
a given weight constraint. When closed-form 
sQ1utions are not amendable in the other example, 
a nonlinear programming algorithm is used to 
-conceive the design numeric.ally. 
Success fu1 opt; mi zati on efforteventua 11y 
will achieve the following significant results: (1) there will be no need for heavy empirical 
reliances to perform the necessary design, (2) the 
penalties that may be incurred due to a sub-
optimum design can be eliminated, which is 
particularly important in view of the forthcoming 
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trend for use of considerable higher level of 
pO\~el" and (3) the optimization tool will, for the 
fi rst ti me j a 11 ow a pOlvet' process i ng sys telll 
designer to perform intelligently the tradeoff 
study of candidate systems and to define confi-
dent ly the opti mum requi rerrent speci fi cati ons for 
the various equipment \vithin a given system. 
In perspective, one must realize that an 
optimization is generally associated with physical 
phenomena. Thus, the power processing optimization 
is of practical value only when there exists an 
accurate understanding of the physical. principles 
upon which the constraints and the problem 
solutions depend. As a consequence, knowledge of 
power processing circuit and device characteristics 
(such as core losses, regulator control model, 
semiconductor switching phenomenon, etc.,) is a 
, prerequi::.i La to a successful power processing 
optimi zati on. Furthc1"lllore, since fooSt optimi za-
tion problems are sufficiently complicated to defy 
closed-form solutions, the successful adoption of 
exi sti ng or dedi cated search algorithms to power 
processing design optimization is an essential 
parallel developme:1t. It is only through con-
tinuous efforts in powet' processing modeling and 
analysis and in computer nonlinear progranming can 
the design optimization be fost'i!red into its 
future maturity. 
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APPENDIX N 
PROGRAt1 LISTING OF SUMT PROCESSING FOR CONVERTER 
DESIGN OPTIMIZATION 
UU trJU"-SUBKUUT lIiE--EEKRXi----
OUIW EIWFILE 6 
·-_...QQJ1:Q· __ ~_o 0._ > ___ •• _. __ 
00130 ENO 
0014-0 PROGRAM I'IAUHIOATA7 .OUTI'UT ,TAPE5=OATA 7. TAPE6) 
00150 CO' CONSTKA)In OPTl!:tU.nrou Ilgt!.~.SU.MT 00160 C'" 
00170 Co< THIS VEKSION IS " 25 VMIABLE J'RQBLE:11 WiTH 16 COI/STRAHHS 
001BU COMMUI//CONS/XMl.XM2,XM3,XI'I4,XM5.XM6.XM7.XMB,XMV,XMlD,XMil. 
--.......:;0"'O"'1:.:;8'"'C-----uM 12. iHIT;XMfi, ;x;,15~~ iiH1" ;'X~ 18. ilH 9, fMio, XM21, 
00190 lCUl, C02 ,C03"C04.C05 .C06 .C07 .COB .C09. COLO, C011,C012.C013. 00191 lXKl'XK7..~X3,XK4 
00200 CUilMON7i1ililxTl25 I ~ .. ----. 
00210 CDMMON/SHdHE/XII001,UELIIOOI •• IIDO.I001,I/.M.HN.HPl.NHl 
00220 COMI1UNICKSTIOELX(lODI,D2LXO(1001.RHOIN,RATJO,EPSI,THETAD. 
00230 lKS [Gl ,GT;XT(TuoJ; Xl TfOO).X3( 10iJ);XR2( 100) ,XRl( 100). PRI, 
00240 2~R2.Pl.Fl.R~I(200j.DUTT'PGRAD(100'.OIAGr100J. 
_. __ .90250 3PKEV3).!Pf;k~''U..C<-T~.1l!!l~l!ir ,NPHA~.tlISAlI S. (JO,260 CUI1MCUIT IMES IT/'II1.X 
0027t) COMI'IWY EOAL/H, HI.l1l 
U021:!0 CQ/'IIiP~1/EXI'OP.l(1!E..5!,li:'..l'lL~qP.2, ~J'P i,Xf;f:'?' _ 
00290 COMHON/OPTNS/NT1'NT2.NT3'NT4'NT5'NT6.NT7.NJB.NT9'~TIO 00300 CUI1HUlUCOIlS TI'I/C' 20 ) 
.. __ ~/JJl~1.lL.-__ • --illl ... J,)11..2!J}-. KJ;:. !<;q_~ lS£~,_JSP ... 
Ol.l3Zu NAHELl S T IUJ'.! IJU, Ef'I', E I, ;:;(1, Fe .FloI .KO, VCES, '18E, 15tH, TSF T , 
Uti32Z I VO'TSNu.r~Fd'TPU.PEl'PE2'BS1'6S2'HS3.VR.~CK,CK,OI' IJ0324 2 IJC,KCl.KC2,t;'(;3dC.K -0033-U-~ --iiAHElTsi7PKiIEPSI. THEYAO, RHOIli;l(ATIU, TMMAX 
00340 NA~EL15T/OPl/NTl.NT2'NT3.NT4.NT5.NT6.NT7'NTB.NT9'NTI0 
00350 NAMELlST/TOP/XEP1,XEP2.NEXOP1,NEXOP2 7JG3W-----"AMELlST/XUI/Xl -~---- .. -
0(371) >lEA(l[5,UJ'1l 
OU3Bu KKITElb.CON' 
-(jlB·ny -mol's-;p!'.11 
60400 WP.ITE'6'~Kl1 
0041U KEAD(S.OPll 
-... -"OU4"2U -- WKlfE<b,f)Pll 
OD43!l KEADI5.TOP) 
U044U WKITE(b.TOPJ (Jo4~jT KEAo(s,Xl';J 
011460 X l=X I r l) 
004-7U--XZ;;XTi21--- ------... 
00480 )(3=)([(3J 
(jOlt .. " X4=X if 4 J 
0050D --xS-;XTis( 
00510 X6=Xl(6) 
D0520 X7=Xl(71 
--- --'--~----'-
00530 X!:I=XI (l:! 1 
00540 X9=XI(91 
____ ~50 XI0=Xl no} ____ . ______ _ 
00560 X11%)(1111J 
00570 XI2=X[(121 
00580 X13=X11131 
------.- 00590 X14=XH14) 
00600 X15=X11151 
00610 X16=XI(161 
00~11 X17.XI(17~-
00612 XIB%XI(IBJ 
00613 X19-XI!191 
00614 )(20=)(, (20)' 
OD61~ X21=~J~~11 
OU616 X22=XI,l2J 
00617 X23=X!(23J 
00618 X24=XI(2~) 
OObl<J )(25=X1I251 --------~O~0~c~2~9~ Vl=3~4I5~26~~ 
OUb30 Xlil=4.~FC~DC 
00640 XI12=Ul 
--·---olii.-so- ~3=4.'iR0*FC 
00660 XH4=1./PE2 
00b70 XH5=1./f2.*Pfl 
--... OOblliJ--~- XM6=VO/EFr'iEr-------
DOMO X~7=SUI{Hl./lpr""'1o!" 
00700 XMB=.5 
. __ . m:mf2~---- "xj;P~=po/ EO 
00704 XMIO=PO*VCES!El+0.1~PD.V8E/EI 
00706 XI111=EI*PD/6./ED ~iiiS----~~rEI=E((I.EDi12:- .- --~-
00710 XM13=(EI-EOJ~PO*VD/EI/EO 
00712 XH14=~0.*EO.(EI-EUI/El 
DuiT4 - xl'i15=XIHZ/EI • --- .• _---
00716 XI116=PO 
. __ .-----.. --..... -
".~,.-'''''"'" .. ~ 'i.I.i;~~~'."""",,_,~_ •• ,~ •• ~, ..• :~_._,..~_ ••.•••.• ,. •. __ ~ •. _,~:-.,.: ••.. > •• ~,J~._,_.~_.'-... _.,,~. , .. _ •• ~.,._"-J_.,_~u'~"'~_~ ........ _ .•.• ~ ...... ~...L>...... .. _~ ............ ~.:." 
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I 
1 
111... 
, .. -;( 
w 
O'l 
....., 
----.. ____ ~.~ 0 __ -----....-•.. 
~. ,--------~---=.~------~--~~ 
~.;--~ '~-'--II' 
--- ----._-- ~~. - -- - ---
OOIIH X"17=EO/EI ----- -----~'" -----
00720 X~18=(CK.~CKI**2 
00722 )(1419=,- .*E r-E ilEOI! EI-EO I 
0072~ XM20.14.-XMS*XM9*SlN{PI_XM1711 •• 2 
001.26 X1421 ={ 24 .-XMS*Xln5*(COS (P r*XM17 I-S IN C P l-XM17 J IP 1!XM 11 I '''2 
0012b 'X~1-KC 
007Z~ XKZ=KCl -. ---. ------_. ---
00130 XK3=KCZ 
00731 XK4=KC3 
0073b COI-YK 
00740 COZ=TSNT 
00150 C03*TSFT 
OU7S2 CU4=PEl*.2 
00753 CO~~K 
00154 Cu7=TSND 
00151. C08*TSFD -- --- . 
0015g C09*T~O 
00760 COIO*EFF 
001bZ CU11=B51 
00764 CU12=~S2 
G076b CU13:853 
00170 I STar) 
00780 ~IF=XM6**2*IX13+X141 
00782 PU=XMIO+XMll¥{C02+C031*1.Z5 
---";:O";:0';<n4-----Pi),;xM13+O:S= XMi~ fCUb+3.:'CO<i+CrJ11 "-xZ5 
00788 PUL=0.00Z2.XH14.X25~.U.~.X22+XM~ •• 2.X23.Xll*~2 
00794 Clll=A~5(X"lb·{1./COlO-1.I.X18 •• 2-XlB •• 2.(PIF+PO+P01_POLI ~----ETI:f=A85IXi3.:U-*"2:"X,;3-*xl*.x2"ij 
00810 CI3J=ABS{X14*X6 •• Z-XM3*X4*XS**ZJ 
00820 Yl=X~-XlOk{l.+XM41 
U083U tT41 =ABSTff.+)(lS.J; f~H.-x\i.:l9:"C04.1 XlO"'*2+X15-*Z*Y 1*.211 
00840 Yl=XM4.XlO.Xl5~~3-Xl04X25~92.Xlb.X15 
008bO Y3=X16~.3.X~~Xr5 
--icOO""H""1o-----""CI5 i=ABS'Cn-X24-Y3 1 
00880 C(b)=A~S{X7.X9-X16**2-XM5**ll 
008~0 C{ 1 J=ABSC (Xl*XZ J **2-X7--Xllb/C011 1 
OU900 -- C(1jj=AlfsT(x4*X51**2-X8*XMbICOlZI 
00910 C(9l=AeS[XM7~X2.X3-XM5*X11+XMB*XIJ 
00920 CIIOI=AbS:XM7*X5.Xb-XM5~X12+XM8*X4) 
.. --. 00'13U - - . C{ 11l=ABSCt"05-X13-Xl'" 
00931 Yl=XI49*X20 
-0. 'I' M l-d. 
8 
~ 
~~ 
->; c:o ~tr1 ~.~ 
- ----_._--. -- --. - ---, 
OU93Z----CIT2fa ABsli['f.m_Xllliffi:.yUCiIT3i 
0093" CI13JaA8SeX18*X19-XM7-XMS*Xl2+X1112.1 
00931. Cll")=ABSIX10-1.0E-bJ 0093a-'--~( 1:::xl1i 7 1* iT~-+)ni (9*XI1 18*iz5 .xiS I 
009~0 Cl151=ABS{S.*COl*X20*X21*X25**Z_Vll ~4.?-.--Jll~=.!8Sr.!~_·H9.-!2,:"_!.!!3*X1,1_Xl8¥"Zl 
OU9"4 Yl=ll.+'X2~/2000.1 •• ZI*(XM20*X20.X25*X20*X25+XM211 00~4b CI171=ABS(4.*X24*.l-VI-XZO*X25*XlO*X251 00~50 C{ll=l./Cfllku.Ol 
00960---CTIia1.ICi2"i-il.01 
00970 C(31=1./CI31*0.01 
00980 C{"lal./C(4) 
OU990 C(51=1.IC(5-)*0.01 
01000 - CI61=1./Clbl-0.Ol 
01010 CI71=1./C{11*O.01 
-01020 ~.- Cl'ii1*1.ICi8liO.Ol 
01030 CI91*1.ICI91*0.01 
01040 CI101*1./CII01*0.01 
01050 --Crln~:7cn1,,"1i:Ol - -- -- -
010bU CII21=1./CI121-0.Ul 
010be: CI131=.1./<:1131*0.01 
01064 Cn~J&1~/C(141*0.Ol 
01061. CtI51-1./CI151 
01067 Cll~l.I./C{16'.O.01 
-OTObtj----- - --c: IT;--r=l./C (17 J 
010fO WK1TElb.90351 
0108U 9035 FIl~M&T{.O THE CONSUNT MlILTIPLIERS ARE*I 
'-cITII9lf ------ -orSJiCivm -C (1 )=*.C (1-1 '-.C{l!l=*;Clll. -eI3''''-.C C3 I. -CI4l-*, CI 41 
Oil00 O!SPlAV{61*C(51*-.~(5J,*CI61=~.CI6),*CI71=#.CI7I,*CI81=-,C{81 
0111U UlSPLAY(61*C{91=*.CI91 •• C{101=*.CI10I,*C{111=a,CI11'. 
-oTfrr- 1 * CI12)=*,CIIZI-
01120 UISPLAYI61-CI131=-.tI131.*CC151=_.CI1Sl 
01130 01SPtAYI61*~tlbl=q,Grlbl,.C{111=.,cr17J -ii12~O WKITE« I., XI N I 
01Z60 lST~lST+l 
0127U CALL SU~T(IERI 
-olub IF (IEk.EtJ.IIGO TIl 2U 
012~u WKITE«6,9000IIST 
0130U 9UUU FORMAT{*OSUMT CONVl:jl.GEO TO A SOLUTION FRO!'! STARTING POINT.d3 01310 Guro 30 
.,-
U1320 ZO W~lTElb.90101IST 
,~ 
~ 
, 
.~ 
:1 
I 
iii ~, 
~, 
~'----,' 
w 
(j) 
IX> 
" ro-;,~,~~,:.t 
111330--""""YOIofiJKMAf[;'osiiI'lTOIU ~joTTOtjVEI\GE :u A SOLUTION", 
D134~ c- fKUM STAKTIN6 PUINT*,131 
_jJJ~ G2y- WK.UlOJ ".,':I1)2U I (Xl I t.t1=l, <6 I 
013bU 30 TX1=X(1)~Xll) 
01310 TX2=Xl2).~2 
. .......Q.1380 _ TX3=X 13 J ":~_ -
01390 TX4=X(4J~*2 
u140U TA5=~{51~·2 
0141~ TXb=Xlb)~~2 
oi4iT ----~. {ii=xlI71;;;;;2 
01414 TX8=X(18J*"'Z 
0141b TX':I=XI191*·2 
-11\418 -'-Xillf;X:-17Ti:i. 
61424 K4_X(15).SU~TI~17)/XI911 
0142~ WKITElb.9025JTX1.TX2.TX3.TX4 
o 1431f90Z5i=iJR"m r';O',{l,;,;t 1 ~~'5,-* Ni;;"'--;GI5-~5, '" ACl='" , GIS.5, * A2=*. c, 15.") 
01440 WRITElb.90ZbITX5.TXb.X(71.XIS) 
01450 9UZb FUKI4ATI-ON2= •• Gl:>.5,- AC2=~,&15.5,,, Ll=""G15.5,'" L2=*,G·15.5J 
'-'014bO -----WiHTErb,"<J027TXIYJ;XI1.0) .XIIIT.Xl12J 
01410 ':1021 FUKMAT(40Cl=*,&15.5,- C2=*,G15.5.* Zl=",G15.5,* l2='".615.SJ 
lH<t8!.J '.I,{1TEtb,':I\J2~ 1 XlI? I ,1,\14 J ,XI15] ,xi 101 
'o'i 49U -4("28 FCl~MATI _OK 1 ==, i;i 5.5-;" H2;;''';:' G'I 5.;;' * 0-", G1S. 5, ",I' 1-*. G 1.5.:;} 
U1492 w~JTElb,9001)TX7,TXa,TXY,X{201 01494 90Ul FURMAT(~OA3=~,~15.5,~ 113=*,G15.5,~ AC3=*,GI5.5,# L3=~,G15.~) 
\),'1'<;9/;-----"'K ITi: (b';'1'1»2 1 ~ i211,i (22 f ;"x.lz3}. i12'- f 
Uli.9B ~Ub2 ~OHMAT(.O~3= •• Gl~.5,· Z3~.,GIS.~,* R3=*,GI5.5,* G=*.G15.51 
Ul:>G~ wHITElb.~UU3IKI2?j.H~ 
-'-ol'5or"iouT' FORMATji<OF=*, GlS.5, *-R4';".G15.5 J 
01508 9UZO FORMAT(~OFINAL X VALUES-/IIX,4F20.5I J 
01520 PIF=XMb._2~IX(131+X(14Jl 
U15Z? ,,~;XMTU+'X"';11*TI.ci2+-CO~ i ",'x.T25f'~ 
U1530 "U=XM13+0.5.XMll~I~OB+3 •• C09+CU7)=XI2~J 0153~ POL=D.OU2Z*XMI4~.1251 •• 0.5*X(Z21/XIIHI*.2+XMY*"'2.X{231 
-IYf5"4s'-' -- --'--pi';;:pIF+PO+PI)+I'OL --' -.-
OlbiU Yl=1.+X(15J~·Z 01b20 VZ=Cl._XlI01/XI91-XCBI/XI71*XIIUI/XI411."'Z 
01b30 Bsu=vi7'1 fXfiulIXTql J';~i+Xfi5h"'2"'YZI 
01b4tl >lAT LO=X C B lIX (71 
0165u Yl=X{101/XIYl~(IXt271/Xllbl)··21 
--o1ol>U-- ·-nr=r~lmrliJm.iTETiXn-briXri5f':'Yl) 
01b70 OLl=COll_XI7J*XMP/IXIZI •• Z*XI11 •• 21 
------- .. - .,-
-,-- ......----
.----.-~-.-.-- :...-.!9'-----..----" TW-. .- -~~--~.~------~--~~~--- ~j 
1 
- <ilPlll'- OL2=toI2-XI B I*XMbl I)t. ('4 J"''''2 4X( 51·*2 I 
01 bl:!~ UL 3=CU13-XM9~XI20J I I xlIII "'*Z"'..:I 1'11"*21 
Ulb':lO ULI2:XM1.XllJ.X(3J-XIlll*XM~+XllJ/2. ~ljOO OLI3=XM7~XI5'*Xlbl-X{lZI*XM~+X(4)/2. 0110~ DL14=XII8J*X(19 )*XM7-XMS*XI221+0.5,"XII1J 
__ Jll 7?Q._. 01 SPL~,( b15 Rl=", xl 13 J 
0173U UISPLAY!b)- K2=*,XtI4) 
U1131 UISPLAYlbJ* O=*,XI15J 
0113l DISPLAttbl· vIF=".PI~ O'i73~OI5PLAYlbl;' PU=.;"U 
01734 D1SPLAYlbl. PU=·,PD 
0173~ DISPLAY!bl* POL=*,PDL 
----ofi3'T -'-!JiSPLAYlbi;' PTITIJTALl=·,I'T 
U1/40 uI5PLAYlbl=INPUT FILTER PEAK.SU""~SO b175~ DISPLAYlbl.KATIO UF L2/Ll*,RATIU ~-(rl'lb;) --oiSPlAY!bJ'" A'TT.="~'ATf .. 
01170 DISPlAYlbl= OELIBl)=-,DLl 
01780 OlSPLAYlb). OELIB2)==,OL2 ~OT7B7" nY$p'LiiYlbi" IJEL'(i3J="~Ul3 OIT~U DISPLAY(bJ'" UELIAREAIJ·*,OLIL ul~OU UISPLAYlbJ= UELIAKEA21=*,ULI4 
·onfOz-·-ili SPLAY (6) '" IlELlAKEIl31=*. iJLl4 
~ 
ounu END 
018Z0 SUBROUTINE ~EAOPR 
.01ii3U CIIMYuf~iSHAKE/;(nUO I ,oEL {IODI .AllOU, HJO J ,thM,MN,NP i .W<i 
U184U COMM!JN/EIJAL/H,Hl.Ml 
OlB5u CiJI-IMUN/l'ilT/1.lI251 OlBbU "·'-E-NTR'( ,(SU - .--- ... 
0187U M=:~ 
01880 N=25 
-i:JiiFio-' ;;;[=14 
UIYOU HETUMN 
Ul~lU ENTRY RbO 
-01920· -- oLi -10' (=1. N 
01930 '0 XCII=XlIll 
01Y40 RETURN 
-01Y5!l --"- - Ei~TR;{ RSO 
.+.- --. ...,....--~-
01YbU KETUHN 
01Y7U ENTRY MbOI 
.. - 0191ru-- - --K!:TUII.N - -
01990 ENTRY RHOI 
..;.. ____ ....... ~~2..::.i.:.:..:::;::~~.::.~1 .. ~~,;" _ .•... _"'_ .. : -u.:~~""-,~~"",-,, .......... ~....:r ...... ~,_.....:.~ __ ~_~· .. .Atfb .~z....;.. ................ __ ~" __ ~ .... "~~."f'''''i 
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I. 
"
I 
., 
! 
~~ ~ j 
I ~ 
r ~ I 1 
f 1 
i , 
, . 
, 
.... 
~ 
w 
(j) 
I.D 
-;:;.-==""!:~=<W ~ ...... ~ __ -..-::; __ =_~_"'_" s:~." o. =.~~ --~ -.~=#"" .... -
~" 
~ :cn~ .K~""';:."" 
-
02000 KETUKii-
02010 ENTRY PUNCH 
02020 KETURN. ~ ________ • ,_ .. _ ... _ ... 
02030 END 
02040 SUBROUTINE RESTNT III,VALI 
02050 C T111 SJlli3l!.QVlill .. fYALUATESJ.H.E.f.!. f'.. Jf' I .. =u 
OZ060 C OK THE COilHKAINT II IF Ii NOT EOUAL TO (1 
D2010 CUMMOkISHAKE/XIIOOI.UELIIOOI,AIIOD,lOOI.N,M.MN,NPI,NMI 
0208U __ . __ CQ!'l_MP!!ft;:ON~D~.!I1J.!~~8..XM3 ,X!1'!.L~M..2' XIo\.6 ,«.I"?, XM8, XM9, Xl'-lO, Xl'I 11, 
02082 lXM12,XMI3,XM1~,XM15,XM16.XM17.XMI8,XM19.XM20.XM21, 
02083 lCOl,C02,C03.CO~,C05.COb,CU7,C08,C09,COI0,COII,C012.CO13, 
02090 lXK1.XK2,XK3,XK4 
02LUO CUMMONlCONSTJ.\/CI20)-- -.-.-. 
02110 EOUrVALENCE IX1,X(1»),tX2,xIZ)J,IX3,XI3)J,IX4.X(41,. 
0212u lIX5,xI5JI,(Xb,X{61),{X7,XI711,IXB,XIB),IX9,XI91), 
02130 -;f( X 10, XII0) ) , (Xll;XI tm-;-(x12';i(f:21) ,(;d3, X!l31 ) 
02140 EOUrV.LENCE IX14,XI14JJ.IXI5.XI15JI.IX16,XII61),IXI7.XI17)1, 
02142 1 (X 18, X ( 18) ) • ( X19, X f I <J J ) , ( X20. X ( 20) J , ( X 21, XI 21 ) } , 
--02144'-- ZTX22;xT22ff~lx23,xT23n;Tx24,Xf24TJ ,1):25,X(25») 
02150 1T=II+1 
02160 GO TO. (1000,14,11,5~7,8,12,9,lD,13,1~,i,2,3.4,6,16,I71,IT 
02170 1000 Yl=XM2"'-(Xl:<'.i~xTI +X4;",2'*):12+)(1 7;"'''2 "'X22 ) 
02180 Y2=XMI*(Xl.X2.*2.X3.~2+X4.X5*X5.X6·X6+X17*XlBO.2.X19*.l) 
021YO Y3=XK2_XY+XK3*XIO+XK4*X21 
~--<VJ;"L-;-Y-r"Y2+Y3-- - . -'- '. 
lJ224fJ il.;;1IJKN 
02242 l EVAL .CUNS TV..1 -"-02z-..4~-C-'~· t'Tf;'XMb.*2~(Xn;"X<14T ,. 
02246 PD=XMIO+XMll*(CD2+C03)*X25 
0224d PO*XM13+0.5*XMl1*(C08+3.*C09+C07)*X25 
·--O-ZZ":> Z···· Plj[=tf.ooz 2#1.1'1.4"'1.25""';.0 '-5"*iiz+xwi-i*2#X23*X 1 1:l""* 2 
o226~ VAL=I(XMl?~(1.ICUlO-l.)-P[F-PO-yu)*Xl~*.2-POtl*'111 
02262 C OISPLIVl61. VIF.*,Pl~ 
'"-"{i22b3 C IJf$PLAYt61* p,,=:<',pLi 
02264 C PISPLA((61* PU",*,PU 
02265 C DISPLAY(6). PQt··,POL 
6'ZZTv . ilt'ftlKN .. 
~lZ8lJ C EVAL.CIJNS1R.2 
{JZ2'11J 2 VAL=t;<13'>X3==2-XI'3*Xt*:r.2**ZJ*C(Z) 
. (lZ"30!' ~ErIJiW • 
0231U C EVAL.COkSTH.3 1/g v !-' ::0 !~ $ 
"'r _-
--023iiJ3-'iAL-; IX14.X~';2~XM3.X4*X5*m.cT3T· - -. ----.-- .. 
02330 KETURN 
02340 C __ . .f.!{}'l._&Ql(sr~ _ .. _. ____ ,. ___ ~ __ . 
02350 4 Yl=X9-X10~ll.+XM41 
02360 VAL= t 1.+1.15.1.15 )*X9*X9-(:04-( XIO"XI0-rX15"'X15·Yl*Yll 
02370 VAL=-VAl=C(41 -'~ilU RETUKlI _. _____ e --- --- >._"." -'- -. 
02390 C EVAL.CONSTR.5 
0240U 5 Yl=XM4*XI0*X25~X25~X25-XlO*X25~X25~X16*X15 
-ffiiij"--- Y3=Xi6.Xy,,-xi5;ixi6*-q--- ------ --- ----.- .. -- -,'- -. 
02430 VAL=(Yl·X24-Y31*C(5) 
02440 RETURN 0245U C EVAl :-CUNSTll..b e .-- ---.- ----,.-. ---
02460 6 VAL='X7.X~~X16*X16-XM5*XM5).CI6' 
02470 RETURN 02~80 -C---EVAL.CONSTR:Y > -----.-- ---' 
02490 7 VAL=(\Xl*Xl*X2"'X2)-X7*XM6/CDl1J*CI7J 
02500 RETURN 
.. ------OZ510{ .. -EVAi7fJNSTK~8 .--- .------.. --- -_. __ . 
0252U B VAL='X4~X4~X5~X5-X7~XM4~XM6/CD121*C(81 
02530 RETURN 
--. '-02!>~O-C----EVAL:coiisTIi..7;' . --_ ... ~- - .. e· 
O~550 9 VAL=-(XM7*X2~X3-XM5~Xl1+XMa·Xl)·C(91 
._.[2560 ____ KETU!ili-__ • ___ _ 
v2510 c EVAL.O:lIIST!{.lO 
02580 10 VAl=-IXM7*X5~Y6-XM5~X12+XMg#X4J·C(101 
025~D NEIUK" 
-----o260o·c--e.;ATTo,iffi. 1"1-"- --
02bIC 11 VIL=tC05-X13-X141~C(11J 
02b20 RETURN 
'~--0263U-C ·-·-EVAc:Cfiii5T,;:~ i2 
02640 l~ VAL={X17*.2*X18==Z-{XMY*XZ01/C0131*Ct121 
02641 IIETfJHlI 
7i26'43-t EVAL.CUNSTR.B 
02644 1:; VAL*-(X18=Xl Y"'YI'\1-XI'I5=X22+0. 5"'X171*(;( 13) 
0264-5 KEoTIJKN 
-u"20'';6 C ·f:'I"C.(U;';ST;I.14 
U2b47 14 VAL=! XlfJ-I.!Jf:-b J*CI 14) 
V2b4y KETUH~ 
02651 C EVAL.CUNSTIt.15 
02652 15 Yl=CI.-X~17l='1.+X~lY~XM18*X25··2j 
1 
...L.I..-.-.o.... .. -"" .. _._, ,~~,.~ .• '!.~,'.""', ...... ~~ .... ,..........;.'h.... _~i.:.._.~._. ~~."~,~_ .... < ... , ... "".,,· __ • ....;.;.,,.~"""-'-....u-'-~ • .;;:., ....................... -...........~.'*_·_·.:._~~~." ..... "'~_,..~"""":O,'1.1~ .... ,.~ ...... ....: __ .............. ~~4'"" __ .. ·'.~ ( ~ 
"""- -, .... :- .-. , 
I 
t 
\ 
W 
--..I 
o 
, ' 
~~? 
-= ..... '- ,.,. .. - ~.- .. ~~ ~ --,.~ .... 
---
-;--1- ~-
- -·~"·02b54 _". -·-··VAL=-« ~.*COL"X:20*X2L"X25*"2-Yl J *C« L5) 026~~ KETUKN 
0265~ C EVAL.CUNSfK.L6 
--02660 ·'1.6 'iAL=IX23*XL<J".-2-XI43*X17"Xll1*.2J*C(16) 02661 RETURN 
02662 C EVAl.CUNSTK.17 
,--- U2663'""l"')- Yi~Xi5"'X2!>/2(}OUJ20UO. 
02664 YZ=)(M20"X20*X25*X20"'X25+XI421 02666 VAL=!4.*X24*"2*ll.+Yl)*Y2-X20*X25*X20*XZ5J,.CI171 -'0266r' KEfulf",-
-
0266d C EVAL.CONSTK.ll! 02669 Clb VAl=0.2-X22 02670 C--·KETUkN _. 
02671 END 
0267~ SUBROUTINE GRAULIlI) C.i2680C··· THIS SUI!KOUTINE EVALUATIES THE GKAOIENT OF THE U26<JO C U.F. IF 11=0 UR OF CONSTRAINT II 02700 . COMMUN/SHARE/XII001,OElIIOO),A(100.100J,N,M.MN,NP1,NI11 
- U2fio·· . -'-·CUMMON/CONS/XMl. XM2, XM3, XM4 .X115 ,XM6, XM7 ,X",II.X"'9. XM 10. XI1 11. 02720 1)(MI2, )("'13. )(MI4. Xl1l5, XM 16, XI'I 17. XI'I18, Xl'll 'I. XM20, XM21. 02722 lCUl.CU2.C03,C04,CU5,CU6.CU7.CUII,CU<J,LUlO.CUll.CUI2.CO13. oi7ii. lXKl,XK2,XK3.XK4 
02730 COMMON/CUNSTI1/C(20J 
02740 EUUIVALENCE IX1,XIIJ),IX2,)(12)),IX3.X(3)).rX4,XI4JJ, 02-(50· lIX5;-)«(5JJ.-1x6.XI6JJ,0(7,XI7IJ.IX8.XIB1J,IX<J,XI9JJ. 0276U 2IXlU.)((lU)),(Xtl.XIllJJ,(X12,XI12J),IXI3,)(113)J 0271u EUUIVALENCE IX14.XI14JJ.(XlS,XIIS)).IXI6.XI161), 
·_·'--02772' - I TX17,XCl1"J),IXl8.XI18·JJ,IX19,XI19)),IX20.XI20JI. 02774 1 (X21.XIZIJ).IXZ2.)(122}J.IX23.)«(23)),IX24,XI24J J. 02776 1 1)(25.XIZ51J 
·-U2(HU rT=11+1 
02{<JO DU 50 1=1.25 
02dOU '0 UfLrll=O. '62~lO &0 TO (lub.14,11,~.7.8,12.9.10,13.15.1.2.~,4.6.16,171.IT 02112U C EVAL.GRAO. UF D.F. 
021130 lUU UEl(II=XI11.X2*X2*X3~X3+2.*XM2.XI")(11 02~4a OELI21=2.*XMl*Xl*X2*X3*X3 02Q~U OELr3i=2~~XML~Xl~Xl.X2*X3 02H60 OEL(4J=XMl.X~.X5.X6.X6+2.*XM2*X4~X12 02870 OEL(5J=2 •• XMl.X4*X5~)(6.X6 02880 ',EL (6) =2. *)(111")(4 *X,,"'XS"X6 
Ci21i<J0 
U21:l9l 
0~1:l"4 
021196 
02900 
()290!> 
·02'HO 
0291:> 
02'nu 
02'130 
U2940 C 
02942 I 
- '-OZ(j43 .-
02944 
02'146 
02954 
02'156 
.• 0.?,!bO 
U2'16~ 
02969 
02970 
·02-971 
029711 
02911U C 
Oz-j-iu - 2 
03000 
0301U 
'03-020' 
03030 
03040 C 
"0305U .3 
U306U 
03070 
0301:Hi 
030'10 
03100 C 
031lU 4 
0313U 
(t~ 14u 
031~U 
03160 
fJf:LI 'I I=XK2 
DELI 10 I =X1<3 
OELIIIJ=XM2*Xl¥XI 
DELI12J=XI'I2~X4"X4 
DEL(171=2.*XM2*XI7*)(22+XMl*)(18**Z*X19"·2 DEllll1l=2."XM1*XI7*XllI*XI9**2 IlErll<jI=2.*XM1*X17"Xlll.~2*Xl~ 
IJElI2IJ=X";4 
IlELI22 l=xI12*XI7.*2 
I<ETUK'" . 
EVAL.GKAD.OF CDNSTR.I 
Yl=X"16*ll./COI0-1.J 
':'iF'';-XM6*.Z1< I X13+)(14 J 
pU=)(111U+)(1111"IC02+CD31*X25 
PL!=XfoI13+0 .5*)(1111.:" tCOIl.+3 ,"(:09+CU7 J *XZ5 DELI 131=-)(M6*XM6*xll:l*Xll:l*CI 1/ 
DElI141=-XM6*XM6*XI8*X18*Clll 
_ ... _.-.-r~ 
I 
()ELJ 18 1= (2'*,XI8*1'!'J-!'.1.f-PO-PD 1-2. *XM9*.2")(23*)(18 I.C( 1 J DELI22J=I-u.0022*)(M14*X2S¥*0.S)*CIll OElll31=-XM~.XI19.X18.Xld .. t( II 
YZ=XM11*IC02+C031+0.S*XMll*ICUII+3.-CO'l+C071 DELI25J=f-)(18"-2*V2-0.ooil*)(M14*)(22/IX2S.*D.5Jl*CIII KETUKN 
EVAL.GKAO.OF CUNSTR.2 
OELllJ=-)(113*X2*X2*LllJ 
Uf:LI2J=-2,"XM3*Xl~X2¥CrlJ 
DcLI31=2 •• X3~X13*CI2J 
·O·ELl13J=X3*X3*CI2J· 
KETURN 
EVAL.GKAD. OF CDNSTK.3 OE(f4J~-X~3*X5~X5.LI3J 
O~Lr!>J=-2.~XM3~X4~X5~C(31 
D~LI6J=2.·X6·X14~CI3l 
OELC141=X6*X6*CI3J 
RETUKN 
EV4l.GKAO.uF CONST~.4 
Yl=xoj-XiO*tl+XM41 _ 
ucLI91=-r2.*X9·ll+Xl~~*2J-2.~C04*)(15·*2~YlJ.C(4J nELIIOI=12.·CU4·IX1U-Xlj**2*11+XM41#YIIJ~C(4J OEl11SJ=(2.*XlS~(-X<J#"2+C04·IYI··21IJ*CI41 KETUKN 
I 
i 
1 
\ 
1 
\ 
'I 
1 
1 
.1 
• 
.; 
If ''1''-1 l.J:·fN "'.. : . _ ' . J ~ -. ·:'~::·!r:*'JJW 1 WH F1L]r_!wi:trtt'rtr.,"W'E·tttiW~~.-.,",,,,,;;!~"""':':"-'_i~"- ____ . . . __ ~,.".; _',";" _.,.= ".,... ... , ...... ~j; ··c.; i~ .•.•. _ j _ ,....... oW 
",. 
.... 
.. 
w 
......, 
~ 
.!'R~ 
~. ~ .•. ----
(J3i10 C E;V~t.GR~p.OF CO,.511':.5 --- --" 
o:nn 5' OE:t(91·~X15·X16"X16".Z-C~51 
0311'. Deu 10 1::')("'4"'X25-X15'"'~16 HX25*X2t,"X25"CCS t hU~ DE;Lf H .-d.,.,)( lO.XZS •• 2"2~X:16.X9"X16 [;CiS 1 
j)'ill. DEL( 16 J-Xl~.IXlO.)(2"'·X2S •• 2+3.*X16,",)(9"Xl61"C!5' 
, o~uo OEt.( Z4j-X.W-X25-Z- (xw.UZS-X1S"ll161"C ( 5 1_._. 
03lfn O£;U 25) =xIO ... ;t:24'"'XZ5 .. , 3.* :r.~4"XZ5-2 • "'X lb"'Xl5 ,-c t5' 
fJ32Z(J l!.E WKIi 
D32!O C EVAL.GRAO.OF COHST%.6 0.1" 6 n-llli.*ln6 
OU", ~U1'.19"n.'!f.J 
'U66tlfL (' '.X1!.tl.!k.U I __ ..... _ .. __ ,_". ,_. " 
11321f) tifte Ibl-Z."'X1*,t9"Xlf>'CU,1 
03UlIJ HHURIi 
{)3290 C "VAL .GI<J.O.OF r.DllSlY.1 
O:J.JeCI 1 oeUll-Z."!:M*X2*X2*CI11 -'-"'~'" 
.)1.10 GEL. f ll-2';.-l(l"u .. xz-cn j 
on" Of11lJ..-x.~~.!&J,_7!...!1"--__ _ 
03330 ~F.TU~" 
03340 C cVAt.&KAO.OF W"51~.il 
033sa ~ '{}.=2."Xt,.1.5 
,0)36(; OEtl4l'.n--X5-C til» _k"'''W 
O)31~ DEL(5}~Yl")(4-Cr81 
OJ3ao DEL'7)·-X"'b·XH~/C012-clg, 0;3;39U I<l';T'!JVII---- ,,,_... ",_ .. '<'-_._ .... 
!J3t,OlJ. E'IAL.Gi'.AU.r)F J:olls-r".'i 
D3410 ~ O:L'l)~-X~~~c,qj 
034Z0 OEd 2' )":::'X'1i7 *~3"e(7j)--""-"-'---'* 
034l00ELt:3) -)(Z-X"'7'" Vi 1 
Gl~~ DELI U j '"'X!;5-c (9) 
O~"';~J iiETUilh .... 
03-4b-fJ C f'l"/...(,-~Io.D.IJF CDiI$T~.HI ~~g 1(1 g~I~~==~~iH~g~IOi---"--"*" --liJ1-
.0)49£1 GEL( bl .. -XI'I7-X5*C (101 ~ 
0)500 DEj...Jlll=~~i!;'tU_. _ ..... , __ .. ___ _ _ , 
{J35W I«;TU I< II 
g~ru Cn ~itHr~·}r~::~l~,, ____ -.--,,~ Ii 
ri~5"'S e DEU2:3J£-C(11 q ;: 
E~ ~w 
!';ti 
--. 
r,.: , ..,... -
--------------.----------------
035'5'6 l!;EHJI<1! 
D3560 .c EVAL.Gl<AO.ClF CDIIST..r.12 
fJ3570 It rJELC17I:=Ctll''*{Z.'';(l1A :nau'2j 
03572: -OEl{ It '-CHz '.(2 .• ;(17.*2*X11.1 '-----------.,--~.-
03.57'; PEL f.20 I .. e 112 ).(-)Uo!'1/C013 J 
0357& P.ETURH 
[J35BO C EVAL. G!<AfJ.DF.C{)1;:'~li..13 .• -.-,----
(J358Z 13 OELI171=-Cll~I.'O.?' 
v35'!.4 ___ f}EU 1~' .. -c I B j - {;"1. """.,::)(",,1"i,::,7.,..' ___ _ 
JJ35b.6 O€L(l~I--G( 13j-'~l")U,U 
03SU ~L(2l"ClnJ.{)(1'I5j 
0351.1'1 .J:-. E--:l-c.IJAA----;-~o:-::'::' 
Q360fJ C E·"JoJ., ... P,.,D.OF.CONSIK.14 
0360l 14 DELtlO'=CtI41 
----- -,- ,--.-~.-~.-, 
03603 ~f:TIJI<Ii 
03605 c EVA[. ~.O.DF.COIlSTiI .. 15 
03606 15 DELCZOIa-CI15}*(e.-COl-X2S*XZS-XZlJ 
D36O& DeUZl j-.c.{151*(-I.i.*C01*X20-X2S •• ZI 
0361(J OEL!2!H=+('H5J.' H.-XI'lt7I*2.-X25*X"'1,s-XH1'f ----
03611 t -16 •• COl~X20.X25*XZll 
036B kETu!(/j 
anp; c Ev-At. .• ~~()'(1FZD"HR:-16 "'. ---'-"--" 
03615 16 .oELrl1.1"'-1~3.,n6"z-C.(161 
036t7 DELI18 j *-2. *XI'I3*Xl1*X18*C ( !.6 , 
{1361<J - -IJELT19T;Z-:.~X23*£:'1i:=1 -,,-.--~-
03620 OEU23'=n~""2"CL16J 
03b21 ~HiJlm 
---U;~'-'"'EVU::~cJ'F:C(JH:SrJi,::i-?-- --,_. __ . ,,- ----. 
0362~ 17 Yl.X25'X?5Jl~uO.120'O. 
03625 YZ"AI'I20*X20*:ii25*)(20'.X25"Xl'Ill 
03 67~---rJEI, 20 '''Z.M (4. "X24- ~2'i11."''fll*XKiO::-f.j'''iu.*X2'5~725-';:Crrn--
03b3D UEL(24)=8.*i24-lt''''-1'5iZ*,111, 
03632 DELIZ5J=(4.-X24**2*.ll •• Y11.IZ.*XI'I20,",X20_XZ5_:iilO, 
--a3i>33~-'--r +rz;iU57zool:i:nzT"Y2~x2·ci.x25 • .lI;2a)*c, 112 -,_ . 
03634 Y.ETURti 
03635 C :'1AL.GRAO.OF.COHSTR.18 
'-li3b3bn;;;"'I;E:LtWJ;;;::i:'i; -"--'- - --" , .... -_ ... ><-
1)':'631 r... ";:Wilil. 
(j3b3(j EUlJ 
• -v!~lJ S1Jl5"l:I11l11l~j.jl.r~rXrrl.Lr -_._., ...• - -.--.-
031>42 (. EV;'LUATES SECO;tU P"~rtALS 0;: THE Owf'. IF H-O 
-:""!l 
1 
j 
"1 
i 
! 
.~ 
l 
I j 
., 
i 
1 
j 
iIIH .. W_ ·llml1imWIk!ft!t.~U.itLII'I'" at!I1!t1;!t:.::;~~::~~~._'_' .......... "-'.--..I.~"" ..... ,......; •. --" ............ "j_~~~_ .... ~ __ ,~.~~, .. ___ , "rio ~_ .. __ ••• _~ •• ~~ • • ".~~._~ 
" 
I 
l [ 
l. 
I, , 
t, 
\ 
\ 
-.......... :~ '"~--, 
W 
-.J 
I'.> 
03644 C 
03646 
d~ CUNSTKAINT~ 11 [F- II NOT 0 
CUMMONI SHAKE/X (100 J ,DEl{ 100 I, A (100,100 I ,N.M, MN.NP 1 ,NIH 
U364~ CUMMONICONS/XM1,XM2,XM3,XM4,XMS,XM6,XM7,XM8,XMV,XMIO,XMIl, 
036'SO 'ixi1i 2, x/It 3 , )(MI4,XM15, XMI6, XI117 .XM 1<1, XM19, XM20, )(MZ1, 
U365Z 2CUl ,CUZ ,CH3 ,C04,C05 ,C06,C07 ,C011 ,COV, CUIO, COLI.COlZ,COB. 
0362 4 ,~)(KI,)(,KZ.XK31XK4 
03660 CUMMUNICUN~TM/C(20) 
03670 EUU[VALENCE IX1,XIl)I,IXZ,XI2JI.IX3,X(311,(X4,XI41), 
03680 1(X5,XISJI,(X6,X(61).IX7.X(7)),lxa.X(8JJ,I)('1,X('Jll. 
(j'3690 icxiri;)(ilOJ),(Xll.X(1l1),-C;{(Z.)(f12JI.IX13,Xli3)' 
')3700 EUUIVAlENCE (XI4,XCl4J).{XlS,X(151),(1<l6,XI16)), 
03702 l£XI7,XII7JI,IXL8,XIIB)J,()(19,XII')I),{XZO,X(2011. 
03'104' -', -ZI xzi.x(2i I) ~ ()(22 .X1221 ),-(xh ,X(23)). (X24.XI 2411. 
U3706 31)(25,X(Z5) J 
03710 IT= r 1+1 
'0372'0 " " GO 'to (100.14.11,5. 7,8.£i,'), 10,13, 15.1.2, 3,4,6,16,17 I. IT 
03'f30 C O.F. 
03740 100 Afl,lJ=2.¥XM2*Xll 
0.3)'50- , "Ii (iiZ) =2; *XMl~X2#X3*X3 
03760 A( 1.31=2.;<XI-11,>,X2=X2«)(3 
03770 A(1,11,=2.*XM2*X1 
03'7iiu" A(2,21=2.'>'XMl"'X1*)(3"')(3 
037')u A(2,31=4.*XI-11*)(I*)(2'>'X3 
038UO A(3,3)=2.«XI-11*)(1*XZ*)(2 
038'iiJ A(4,4)=2.*XM2-"XIZ ' 
Q3d2U .'4,51=2.=XM1=x5-X6*)(6 
0383u AI4,61=2.=)(Ml*)(S*X5*X6 
03114U AI4,l2i=2:'"XM2*X4' 
03&50 A(5,51=2.*XI'lI*X4*X6*X6 
U3860 A(5,61=4.*XM1*X4-"X5.)(6 
03862" - 'f'-( {,',-61 =i~ *XM I *X4*X"oiX5' 
U3~64 A(17,171=2.*XM2~X22 
03066 A (17 ,181=Z~*XM1*X18=X19*.2 
-0 3 IJI,if A( 1 t~19)=;t.';'-XI-11*XIB"'*Z*xi9 
0387/J A(17,221"~ •. *XM2"'X17 
03B72 . A(18,18)=2.-)("1*X17*)(19**2 
-- --. 0'3'874-~·- A {18 ,191 =4 .,.)(1-11,o"X1 7"X1Soixl 'J 
U3876 A(19,191=2 •• )(1-11*)(17=)(18=*2 
03880 ~ETU~N 
038'!l2 C'CONS1K. [ 
03884 1 YI=XM16*(1./LOI0-1.1 
~~; c- ... -;-<,.~/ ~,,-- ~ ~' '-"" 
-U388!> . _. i>fF;ik6#XM-6.(Xi3+x14J---- - .-- .. ,_ .. 
03886 PO=XHIU+XMll=IC02+C031*X25 
.. (,13#90 ___ . _ Pll.=J(I"l.3+U .-2*)(./'1],.1 'tiC08_+~...!~0'),+.klJ71:":.X~? 
031:192 A ( 13,18 1=-2.*XH6*Xlll*XM6-CIlI 
03894 AI14,18)=-2.*XM6*XIB*XH6*CIIl 
_ . .• _~YO~ ____ 0 _E-.LI8, 1!.U=(.?":X-l-:~.,!(EJE.ill+PQ:1.::::0,*;~,,!9"X,,!9"XZ3 )*CU) 
039011 A{18,231={-2."XM9~XM9=X181=C(I' 
0391u Y2=XMll*IC02+C03)+U.:''''XM11*IC08+3.*C09+C071 
v3Vl1 A{ld,25)"-2.*X1a~Y2~C(11 
-' -039iii-----i122;Zs';::-0-:oofi"'XMl"4/X25**0:5*c'ClT-
03922 A(25.2SI=O.00055*XHl~.X22/X25*~I.S*C(11 
03926 kETURN ' 
, ---0392n-- --tOi'iSTR.2---' -~~--.--'.'--.. ," 
03930 2 A(1,21~-2.*XM3"'XZ~C(2) 
03940 A(2,21=-2 •• XM3*Xl*C(2) 'o~,;r50- - ATI-;3');;Z •• ,(f3'¥i.:-lz-r--'--'----' 
03960 A(3,13)=2.*X3*C[21 
03970 KETUKN 
- -------03~---CUNS TI{ .2"· ~ -- ---< --, .--.............. 
03990 3 A!4,51=-~ •• XM3*XS.C(31 
04000 A(5,5)=-2.~XM3*X4#C(31 
--·--1i401u'AT6-,61=2 ... "n(·;.-cT3T~------
04020 A(6,14)=2.~Xb*C(31 
04030 RETURN 
'-'-046'4ii"C CONS TK.4 ----,,-----.-,---, 
04050 4 Yl=1.+X15**2 
04060 Y2=XV-XI0~11.+XM4) 
-. --~-64070 -'---A-( 9-;9 I=-TI-:.Yl-C!~2;;!,.!."C-;:-O=4.,..*,-cX:;-I:-5=C*::CI(""I:-:5""1:-:-"Cf4(---
04080 .A (9,10 J=- (2.*C04*X15*XlS*( 1.+XM4) I.e! 4) 
040')0 A(9,lSI=-(4.*X9.X15-4.*C04*X15*Y21*cr41 
---'-o4imr- A (10 ,10J--(::'Z.*C04-2-*XlS.Xl5*( 1.+XH4')~.2*Ci:J4 ) "'C-i4 I 
04110 A(lO,15)~-(4.*X15.Y2*(1.~XM4J*C041*C/41 
0412U A/15,151=-(2.*X9#X9-2.*C04*Y2*Y2J*C(41 
--- Qt;f3o------H:ETUKN - - " ... --- .. ----,-- ----- -,-" 
0~131 C CONSTR.5. 
04140 5 A{9,151=-XI6-)(16*X16*C{51 
04142 '''~i6)=-3.''XI5*XI6''XI6.T:~-(~S~I-'--' ----.'-' 
04156 A(10,lS)=-X16*X24.X25".2*C(51 
04158 A/IO,16)=-XlS*X24.X2S*X25*C(51 
-'U1if5<T - . ,- A rrn~~X75 •• Z.-rl{I14.XZ5-XI5.Xfl,~J 
0416U A/IO,251=X24~X2S*{3.*XM4*X2S-2 •• X15*XI61*C(SI 
] 
~ 
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'C 
013Z0 ZO WKITEI6,~010)IST 
01330 ~010 FORHATI.OSUHT DID NOT CONVERGE TO A SOLUTION., 
01~~.q ___ k.. _fR.QH#$TART!NI> POINT*r131 
.1358 C30 WRITEI6,9020IlXIII,I=I,Z51 
.1360 30 TXl~Xl11.Xlll 
'l~Ii TX2-XI21*.2 
01380 TX3=X(3)**Z 
01390 . TX~=XI~I.*Z 
81400 .. TX5=X(SI •• Z 
#-. if4IQ---· 1'x(;;'xC6 1 •• 2 
1141Z TX7=Xl111*.Z 
'1414 TX8-Xlll,.*Z 
li4Ib"" 1')(9;')(1 i91.*Z 
01420 XI81=XI11/3. 
814Z4 R4=Xl1SI.SQRTIXI11/X(911 -iJT~2S--- ·_· .... wRTffi.·;9'025ITX f, TX2, to, TX4 
01430 9U25 FORMATI •• Al •• S15.S,. N1=.,G1S.S,. AC1=*,G15.S,* A2=.,G1S.S) 
.1448 WRITEI6,.OZ6'TXS,TX6,XI11,XI8' 
614s,,· 'Oi6 FORMAYI.i"N·Z'='-;-GLS.S,. ACZ=.,GlS.S,. Ll=.,G15.S,. L2=.,G1S.S: 
0146D WRITEI 6,90Z71XI'91 ,XI 1111. XI 111 ,XI lZ) 
.1470 9~Z7 FORMATI.'Cl=*~GI5.S,. CZ=.,GlS.S,. ll=.,GlS.S,. Z2=.,G1S.SI 
'1410 WRITEl6,90Z8Yxli3i~XIl4I'XI15"XIl6j . '1~90 90Z8 FORMATI •• ,n",.,GlS.S,. RZa.,GlS.5,* D=.,G15.5,.Fl=.,G1S.5, 
01492 WRITEI6,90'IITX7,TXe~TX9,x(Z" 
0i4ql;'·oof· FOKMUT.th=*,GlS.S,. N3=.,G15.5,. AC3=.,GlS.5,. L3=*,G1S.S 
11496 WRITEC6,9002)XIZI"XIZ21,XI23I,XI24J 
11498 9002 FORMATI*UC3=""GlS.5,* Z3=*,GI5.S,* R3=*,GIS.5,* G=*,GlS.51 
-'1511 -·---WRITEI6,9.iiixT2sT,R4 
.15.2 '903 FORMAT( .OF,.. •• G15.S ,* R4 •• ,GI5.5 I 
.lS.8 'IZI FORMATI.'FINAL X VALUES./I1X,4F20.511 
01S20 -P IF=XH6 •• z*il((13I+X( 14) I 
.ISZ5 PO=XM10+XMl1.ICOZ+C031.XI251 
.1530 PD=XMI3+ •• 5*XM11.CC08+3 •• C09+C07)*XI251 
.l535 POL· •••• ZZ·lIMfi,*X(25 1 •• '-0. 5.X( ZZI/X I 1II1**2+XM9**Z*XI 231 
.1545 PT=PIF+PO+PD+POL 
11610 Yl.1.+X(lSI**2. 
~0'Ib20--"" Y2=( i • .:xTnT));(9'':'X( 81/X(1 I*XI 10 '/X( 91)**2 
01630 BSO=Y1/1eXIIOI/XI911**Z+XIlSI**Z_YZI 
01640 RATIOsX(6)/X(71 
.. - ""ITOSlJ. - vr-xrr.l7XT9 r*1 fiT25 II X 1161 ) ... Z I 
.1661 ATTal./I_ATIO*Y1.XIZ51/X(16)/XI151_Y!, 
01670 OLl=C011*XIZI**2*Xlll •• 2-X(7)*XM6 
0168Q DL2=COIZ*XI51**2*XI41**Z-X(61*XM6 
.~1685 Q~3~Cql~*Xl17)*.2*X(18)**2-IXM9*XI2"+b.*XH15/X(ZSII 
0169i DLIZzXM1.XIZI*XI31-X(111.XMS+XIII/Z. 
011.0 DL13-XM1*XI51*Xlbl-X(121.XM5+XI41/Z. 
017.S DL14=XI181*Xl1"*XH1-XMS*XIZ2)+0.S.XI171 
017Qb WI=XM2.IXlll**2.X(11)+X(4)**Z.XI1ZI+XI17)~*2.XIZ2}) 
'17.a WW=XMl.CX(11*XIZI**2*XI3) •• 2+XI41*XISI.*Z*XI61**Z+ 
01109 1 XI171*XI181**2*X(19).*ZI 
11710 ·wL"wI+ww 
11711 WC=XKZ.XI91+XK3*Xll11+XK~.XIZll 
01712 WT=WL+WC 
01714 DISPLAYI6'* EFFICIENCY=*,EFF 
01715 DISPLAY(6)* INDUCTOR WEIGHT=*,WL 
01716 DISPLAYI61. CAPACITOK WEIGHT •• ,WC 
i1717 DlS;LAYI61.·TOTAL WEIGHT=*,WT 
017Z. DISPLAYI6'. Rl=.,XII31 
.1722 DISPLAY(6). RZ.*,X(14) 
017Z4 DISPLAY(6). R3=.,XIZ31 
01130 DISPLAYI6}* ~4=*,R4 
. ~p31 #, __ ' __ Qlie~'!I~ •. O=!,XI151 
.1732 DISPLAYI6). PIF-*,PIF 
.1733 DISPlAYI61. PQ-.,PO 
.1734 DISPLAYI6'. PD=.,PD 
-·.1735- --- DISPlAYI61* POL=*,POL 
01737 DISPLAYI6'* PTITOTAL'=*,PT 
.1740 DlSPLAYI61* INPUT FILTER PEAK.SO*,BSQ 
-.risi----oiSltLiYI61.' itAlIC OF LULl.,RATlO 
.176. DISPLAYlb'* ATTENUAT.ION=.,ATT 
.177a OISPLAYI61. DELI81' •• ,Dll 
. # Orr6', ··'IiTSPLAY(6)* DELlB2)=*.DL2 
.1762 DISPLAYI61* DELIB31=*,DL3 
.1790 OlSPLAYI6i* DELIAREAll=*,DLlZ 
-018.6' '---DISPLAYTH~ #o'EIIAREA2'=*,OL13 
01.0Z DISPLAY(6)* DEL(AREA3) •• ,OLI4 
.1810 END 
'olez(f 5uBIfOlrfTNE READPR 
01630 COMMON/SHARE/X(40),DEL(401,AI40,401,N,M,HN,NP1,NHl 
01640 COMMON/EOAL/H,Hl,Hl 
"Il"5r--~/TjijTrlXI (lS) 
01860 ENTRY R50 
~:5 
.,-
I'f- -, .. :--- : ........ ,,- " 
,,) I:j 
f~ 
11 ~~ I, 
W 
'-l 
CJ1 
~,,, 
/\ fl*"'V·:ti' 
~,..t 
01)1'16 XM16=PO 
80718 XM17=EO/EI 
00720 XM18=(CK*RCKI**2 
-. -'~722 - -X-.. Tci';i;;*Ei*ii IEOI( E I-EO I 
08724 X"2'=(4.*XM5*X~'*SIN(PI*XM17)I**2 "7Z~ X"~lz(24.*XM5*X"15*ICaS(PI*XM171-SINIPI*X"171/PI/X"1711**2 00728 XKl=KC 
00729 XK2=KC1 
00730 XK3=KC2 00131-- ~.- XK"it;jlf3-
0.738 COlaVR 
08740 C02.TSNT 
00750 C03=TSFT 
00752 C04=PEl**2 0.753 C05=R 
oo75it- C07aTSND 
08756 C08=TSFD 
80758 C09-TRD 
00760 COI0=EFF 
88762 COl1=BSl 
00764 C012=BS2 001"6-(,-'" "cOn.8S-j 
.0770 IST=O 
00780 PIF-XM6**2*IX13+X14) 00782 PO=XMI0+XMll*(C02+C031*X25 00784 PO=XM13+0.5*XM11*(C08+3.*CO'+C071*X25 00788 POl=0.0822*XM14*X25**0.5*X22/X18/X18+XM'**2*X23 08794 Clll=A8SCXM16.Cl./COl.-l.I-PIF-Pg-PO-POLI 00"0 C(2)=ABSIX13.X3.*2-XM3~Xl*X2 •• 2) 0.810 CI31=ABSIX14*X6**2-XM3*X4*X5 •• 21 00820 Vl=X9-XlO*rl.+XM41 
00830 CI41=ABS(C 1.+X15*XI5)*X9*X'-C04*IXIO*.2+X15**2.Yl •• 21 I 0084C Yl=XM4*XI0.X25**3-XlO*X25**2*XI6.X15 00860 Y3=Xl~~*3*X9*XI5 
00670 CISI=ABSIVl.X24-Y31 
.8880 CI61=ABSCX7*X9*X16**2-XM5**21 00890 CI71=ABSC(Xl.X21.*2-X7*XM6/COll1 00900 C(8J=ABSC(X4*X51**2-X7.XM4*XM6/COI21 00910 C(91=ABSCXM7*X2.X3-XM5*X11+0.5*Xl) 00928 CClOI=ABS(XM7*X5*X6-XM5.X12+0.5*X4) 00930 CIll)=ABS(C05-X13-X14-X231 "Lt; ;f.g j.)'; .t~ ~i ~~ , - l:t~ 
•• 
':1:~I~i~,ii'I,I~~~_m:£)_."'" tb 
---.-~ 
,,!,, ,.w-:.... 
.-...,IiIiiIC ~-
,.;:»S 
'.931 - ~ Yl-x"M9*X20-
00932 CI121-A8S(X17.X17.X18.X18-V1/C0131 
_ . ______ Jl0934 ________ .cJ.13 I-AIlS IXll!U!!!!ll_-::XM5.!X22±Xl~.1. 
.0936 CI141.A8SIXl.-l •• E-" 08938 Yl.ll.-XM171.Il.+XM19.XMl •• X2S.X2SI 
-_ .... 48 ~.I.:tt~A!lU!~!COl.X2'.X~1~X2S"2-Yl 1 00'42 CC16'=ABSIX23*Xl'*.2-XM3*X17.XlS**ZI 00944 Vl.Cl.+(X25/20 ••• I**21.1XM28.X20*XZS.X2'.X~5.XM21' 
__ _ _,,_. ~~?~~ __ < C I 17 I -A8S I X24~~1:!-Y±:XI!~ •• _2.~?'*~.?:;*!.?~.!lSL ._ 0.950 CIll.I.ICll) 
00960 CCZ'.1./CI2' •••• 1 
•• 978 CI31.1.ICI3' •••• 1 10980 ·ci41"a;1.!C ,,;, 
a0990 CCSI=1.IC(51*8.'1 81080 CI6'=1.ICI61*8 •• 1 
--.T'lci ----en' I.l./cllS .... i- ~ 
01.20 CI8'.1.ICI., •••• 1 
a1.3. CI.'.l.ICI" •••• l 01.40 cTIef&1./CII0' ••• 01 
01.50 C(11'=1./Cll11.'.01 0106. CI121=1./CI121.'.01 
oHi62 <-- tTf3T;'i.iC{l31.i~01 
01064 CI141-l./CI141* •• al 81066 C{lS)-l./CIlS) 
01067CIl61=1./CI161*8.01 01861:1. C(17I=l./CI171 
_ ~!.070 ____ ~!UT'-'C.6.-!_~0351 _ • 
.1 •• 8 903S FORMATC •• THE CONSTANT "UlTIPLIE~S ARE., 0109. OISPlAYI61*CI11.*.CIll.*C(21.*,C\21.-CI31=*.CI31.*CC4, ••• CI 
.1100 0ISPlAVI61.CISI ••• C(SI.*Cf6I aa.CI61 •• C(71=*.CI7,.*CI81-.,cr 01110 bl~~LAi(6).CC91=*.CI91 •• C(lQI=*,CCl",*CC11la*.CCll1. Oi112 1 * CC121= •• CC121 811Z0 01SPLAVC61*CCl31=.,CI131,.CI15J= •• C(151 01 flO DISPLAV "'.C 116 I.*.C(161.*C (17l z *.CI 17' 01250 WRITEI6,XINI 
.12611 IST-IST+1 01270 CALL SU,.T(IERI 
8121:10 IF IIER.EO.IIGO TO 20 01290 WRITE(6.90001IST 0138. 90.0 FORfIIUI •• SlIMT CONYE~GED TO A SOLUTION F~OM STA~T1NG POINTe. 01310 GO TO 30 
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SUBROUTINE EERRXX 
ENOFILE 6 
STOP . 
END 
PROGRAM MAIN8(DATA8.0UTPUT.TAPES=DATA8.TAPE6) 
CONSTRAINT OPTIMIZATION USING 5UMT 
THIS, VERSION IS A 25 VARIABLE PROBLEM WITH 17 CONST~AINTS 
COMMON/CONSIXMl.XM2.XM3.XM4.XM5,XMo.XM7,XM8.XM,.XMlO.XMIl. 
lXM12.XM13.XM14.XM15.XM16.XM17.XMle.XM19,XM20.XM21, 
lCOl.C02,C03.C04.C05.C06.C07.COB,Co,.COle.COll,C012.CO13. 
lXKl.XK2.XK3,XK4 
COMMON/INITIXI12Si 
COHMON/SHARE/X(401.0EL(4n).A(40.40).N.H.MN,NPl,NHI 
COMHONICRST/OELXI401.DELXO(40),RHDIN.RATIO.EPSI.THETAD, 
lRSIGl.Gl'Xl(401.X2(4,).X3(lOI)'XK21401.XRl(40)'P~1, 2PR2,Pl.Fl.RJl(aOI.DOTT,PG~AD(40).DIAG(40). 
3PREV3.AOELX.NTCTR,NUMINI.NPHASE,NSATIS 
COHHON/TIHESITHHAX 
COMMON/EOAL/H.Hl~MZ 
COHHON/EXPOPT/NEXDPl,NEXDP2.XEPl.XEP2 
COHHON/OPTNS/NTl.NT2.NT3.MT4.NTS.NT6,NT7,NT8.NT9,NTlO 
COHMONICONSTH/C(20) 
REAL Ll.L2,L3,KC.KCl,KC2,KC3,lEMI 
NAMELIST/CDN/PO.EFF,EI.EO,FC,FW.RO.VCES,VBE,TSNT.TSFT. 
OCHCW 
(WllO 
00120 
00130 
10140 
00159 C* 
00160 c* 
00170 c* 
00160 
00161 
00190 
00191 
00200 
00210 
00220 
00230 
00240 
\l1l2SO 
00260 
'00270 
00260 
00296 
60300 
00310 
00320 
00322 
00324 ., 
00330 
00340 
00350 
00360 
00370 
'08380 
1 VD,TSND,TSFD,TRD.PEl,PE2.BSl,BS2.BS3.VR.RCK.CK.DI. 
--2DG.KCl;'i<C2;KC3.KC.R.IEHI 
00390 
00400 
00410 
00420 
00430 
00440 
00450 
NAMELIST/PRI/EPSI.THETAO.~HOIN.RATIO.TMMAX 
NAMELIST/OPI/NTl.NT2,NT3.NT4.NTS.NT6.NT1.NT8.NT9.NTlO 
NAMELIST/TOP/XEPl,XEP2,NEXOPl,NEXOP2 
NAMELIST/XINIXI 
REAO (5 .CON) 
'WKI Tin 6 ;CON I 
READ IS .PR I) 
WRITE(6.PR1) 
READ (5 .OP 1 J 
h'KITE(6.0Pll 
READIS,TOP) 
WRITEI6,TOP) 
REAO(S',XIN) 
00460 Xl=Xl(l) 
00470 X2 z X!(2) 
004eo X3=XI(31 
." 001;9"0- -X';;'Xfi4"j 
0.5el X5-XI151 
a0510 X6Z XI(6) 
00520 X7=XIC71 
00530 XB=XI(8) 
OO~,,~ ".' -!?.::XJ.!.9) 
10550 XIO-XIIIOI 
80560 Xll-XICII) 
.1570 X12-X11121 oo~~ci Xi3=il(131 
09590 X14=XI(141 
00600 XlS=X1llS) 
, 00610- x1i,,,xn161 
la'11 X17-Xl117J 
08612 XI8-XIIIII 
al1613 x19';xl: (9) 
00614 XZO=XII20J 
00615 X21=X1(21) 
"0 .. 6[-6---- X 2 i;;-icH22) 
08617 X23=X1(23) 
10618 XZ4-XI(24) 
006i9" ' Xi5"=XI (2S1 
00629 P1=3.141592654 
00630 XMl=4.*FC*DC 
016"0 ---XMZaifl--"· 
00650 XM3=4.*RO*FC 
a066G XM4 a l./PE2 
. -60610 - -, xi..-s= 1.-1 I 2 •• p I ) 
80680 XM6=PO/EFF/EI 
00690 XM7=SQRT(1./IPI*FW)) 
-.. "iI7l0- XMS-;jEM i ". . , 
80762 XM9.PO/EO 
'171" XMl •• PO*VCES/EI+O.l*PO*VBE/EI 
-Qi706 XMll=EI"PO/6~/EO -
00706 XM12=CEI-EO)*EO/12. 
80710 XM13=IEI-EOI*PO*VD/EI/EO 
- -ifeif2'--'- XK14-;:8ir.~*EO*rEI_EOj/EI 
08714 XM15=XM12/eI 
-"'l' 
4 
",-
i, 
11.: 
~ .~ .... --~- I 
. , 
('\ ,~ G,. \ 
w 
......... 
......... 
T-~ ~._, _~_, ~-~ ~-,.. 
:;., ~ 
r. , 
--, 
01870 M=3 
01880 N=ZS 
018~0 MZs14 
···.19 •• -·- -REiuKif'--
11910 EltTRY 11.60 
01920 uO 10 l~l,N 
'01930 10' i"'Cfi=XIIII 
01940 RETURN 
01950 ENTRY 11.80 
-.i'96i-'--ifE'TURN -
11970 ENTRY 11.611 
1191.' RETURN 
01990 ENTRY 11.801 
02100 RETURN 
02018 ENTRY PUNCH 
--e2oz-a--- - RETURN-' ' 
12030 END 
_ 121~ SUBROUTINE RESTNT l[i,VALI 
020S0 C iHIS SUBROUTINE EVALUATES THE O'.F. IF 1=0 
02060 C OR THE CONSTRAINT II IF II NOT EQUAL TO 0 
02070 COMMON/SHARE/X(40I,OEl(40I,AI40,40I,N,M,MN,NPl.NMl 
izoiOl--' COMMONicONS/XM1.XMZ.XM3.XM4,XMS.XM6.XM7,XM8.XM,.X~O,XM11, 
OZ08Z 1XM12.XM13.XM14.XMlS.XM16,XM17.XM18.XM19.XM20.XM21. 
IZI83 lCOl.COZ.C03.C04,CD5.C06,C07.C08,CO"C010,COl1,C01Z,CO13, 
OZ090 ui·l<.i,XKZ,XK3 ;XK4 
!l21GO COMMON/CONSTM/CI201 
OZ110 'El,lUIVAlENCE IXl,IUlIl,(XZ,)((211,IX3,X(31I,IX4.XI411. 
---8Z1Z0 - ii'xs;XTS) I, I X6.XI611. (X7.XI7 I I, I X8,XC!1l1, I X9.XI 9l1. 
OZ130 Z(XlO.XIlOII.IXll.XIllll,IX12.XllZII,IX13,XI1311 
021411 EQUIVALENCE IX14,XI1411,IXlS.Xl1Sll,IX16,XI161',(X17,XI1711 
'azi42'''';' lIX18,XI1811.IXl',XIl91',IX20.XI201I,lx21.XIZlll, 
02144 21X22.XI2211,IX23.XI231"IX24,X(2411,(X2S,XIZ~I) 
021S0 11=11+1 
-··lIlHiO Go lO·'lOOO.14.11,S.7,8.1Z.,.10.13,lS,l.Z.3,4,6,16.17I,1T 
82170 IDOl Yl s XMZ*IXl**Z*Xll+X4**2*X12+X17**2*XZZI 
IZ181 YZ=XMl*IX1*XZ**Z*X3**2+X4*XS*XS*X6*X6+X17*X18**Z*X1'**ZI 
D?f90 .,. Y3=XKZ*X9+XK3*XlQ+XK4*X21 
OZ230 VAL=Yl+Y2+Y3 
02240 RETURN 
12242 C EVAl.CONSTR.l 
OZZ44 1 PIF-XM6**2*IX13+X141 ~6 
~~,)\.~'O 
A-~~~ Q:..p~ 
.. 
02246 
02248 
02252 
0226& 
02262 C 
12263 C 
02264 C 
0226S C 
OZ270 
12210 C 
112290 
023"1 
'2310 C 
02320 
92330 
12348 C 
12350 
8Z360 
OZ3711 
02380 
02HO ,C 
82410 
02420 
112430 
OZ44U 
<l2450 C 
112460 
82410 
82488 C 
12498 
02500 
02510 C 
02520 
112530 
82540 C 
02550 
02560 
02S70 C 
02580 
02590 
02600 C 
Z 
3 
4 
5 
6 
7 
8 
':I 
10 
-.;-. -~ C~ 
PQ=X"lO+X~11*IC02+C031*X2S 
PD:XM13+II.S*XMll*ICD8+3.*CO'+C071*X25 
pOl~e.OI22-XM14*X25**0.5*X22/X18/Xla+XM'**2*X23 
'VA("-I XM16*( 1./COIO-l. l-PIF-PQ-PD-PDlI*C III 
DISPLAYI61. PIF~*,PIF 
DISPlAYI61* PQs*,PQ 
DISPLAYI61* po=*,po 
DISPLAYI61* POL=*,POl 
RETURN 
EVAL.CONSTR.2 
VAl·~X13*X3**2-X"3*XL*XZ**21*CI21 
RETURN 
EVAl.CONSTIt.3 
VAL=(X14*X6**2-XM3*X4*X5**21*tI31 
RETURN 
EVAL.CONSTIt.4 
Yl=X9-X18*11.+XM41 
VAL~(1.+X15*XlSI*X.*X'-C04*(X10*Xll+X15*X15*Yl*Yll 
VAL:-VAL*CI41 
RETUItN 
EVAl.CONSTR.S 
Y1~XM4*XIO*X2S*X2S*X25-XII*X25*X2S*XI6*XlS 
Y3=X16*X9*XlS*X16**2 
VAL=IYl*X24-Y31*C(51 
RETURN 
EVAL.CONSTR.6 
VAL=(X7*X9*X16*X16-XM5*XM5I*CI6I 
RETURN 
EVAL.CONSTR.7 
VAl=({XI*Xl*x2*X21-X7*XM6/COlll*CI71 
KETURN 
EVAl.CONS'R.8 
V.l=IX4*X4*XS*X5-X7*XM4*XM6/C0121*C(81 
RETURN 
EVAl.CONSTlt.9 
VAL~-IXM7*X2*X3-XM5·Xll+8.5*Xll*C(91 
RETURN 
EVAl.CONSTIt.10 
VAL=-IXM7*XS*X6-XM5*X12+0.5*X41*CII01 
RETURN . 
EVAl.CONSTR.ll 
11 
" 
"L I,' I, 
f 
t 
~ 
.-..... #~ •• '--, ~ 
w 
......, 
CO 
~ 
Q26i~ 11 VAL=IC05-X13-X14-X23'*Clll' 
02620 RETURN 
E2630 C EVAL.CONSTR.12 
'264.-'"12 -'"vAL'" xi'i**Z*XU"2-1 XK'*XZ.,/C013'*CI12' 
'Z64} RETURN 
,Z 6,i3. C .EVAL !.COltSTR.13 
.2644 13 VALa-IX18*X19*XM7-XM5*X2Z+ •• 5*XIT'*tI13' 
IIZ645 RETURN 
.~_0~64f>_1: __ .EXM,!Cot~X!:J~~i4 
.Z61t 7 14 VAL- 1 Xl'-I •• E-·6 )*C 114' 
.Z649 RETURN 
-'.2~Sl '- _EYA1.. • ~ONSTIt.15 
.Z65Z 15 YI-ll.-XM17'*ll.+XHI9*XHI8*XZ5**Z) 
02654 VAL:-18.*COl*XZ.*XZl*X25**Z-Yll*CI15' 
'2653 RETURN 
.2659 C EVAL.CONSTR.16 
1266. 16 VAL-IXZ~.l(19**Z-XM3*X17*Xtll**Z'*CIlbl 
_!1~6t ". ~EJI!R!L , 
~2662 C EVAL.CONSTR.17 
~Zb63 17 Yl=X25*XZ5/2D"./20.1I. 
~Z664 Y2=XHZO*X20*X25*X20*X25+XM21 --.;u,~-'·vAC;'Tx24*';;2~"IT~ +Yt'i *YZ-'XH'**2*X20*X25*XZ.*XZ51 *C 1171 
.2667 RETURN 
'2,&71 END 
-'-i2I~'79' --- ., SUBi!,OUnNE GRAD11 III 
1126,80 C THIS SUBROUTINE EVALUATES THE GRAIHENT OF THE 
02690 e O.F. IF 11=' OR OF CONSTRAINT II 
~i---'- COMMON/SHAIiE/XIIt.,;DELi4"ei,AI4.,411I,N,H,HN,NPl;NHI 
.27111 CCf4HON/CONS/XMl,XMZ.XM3.XM4,XH5,XH6,XH7,XM8,XH',XHlO,XHll. 
'Z72~ lXHlZ.XH13,XMI4,XH15,XHlb,XHI7,XMl.,XHl'.XH20,XH21. 
- "Z722-- - TeOl.e02 ,co3;C'iii.; e05,COb ,C07 ,C08 ,CO',COl.,COll,COlZ,COB, 
02724 lXKl,XK2,XK3,XK4 
'273~ COMMON/CONSTHfCI201 
-~e EQUIVALENCE-rXl,XIi'j" IX2,X(2) 1,IX3,XI31', (X4,X(41" 
.275& lIX5,X(5I"IX6,XI6",IX7,XI7I"IX8,XI8'),IX •• XI.,I, 
.276GI 2IXl •• XI III I, IXll,XI 11", (X12,X1121 1,IXlJ,XUJII 
!t2770 EQUIVALENCE-flf14,XI141 I, IX15,XI 151 I, IXI6,)(116) I. 
.2772 1 IX17,Xfl7' I, (XI8,X( 1111' dX19,XI 1"',IX2',)(12I1' I, 
112774 1 IX21,XI21",IX22.XI22'I,(X23,XI231I,(X24,XI2It", 
-.i--;n·- 'llX3~xr25n '.- - '. ,. , 
127811 [T-[I+l 
" ~ ~,'11 
~-~:.- --,!,!!",~",. '.:...wr;. --- ~.....,...;c_ . 3: .: Y. .... 
IZ79Q DO 50 [=1,25 
02SI0 50 DELli ,= •. 
"Z81Q GO TO 11.0,14,11".7,8,IZ,',ll1,13,15,I,Z,3,4,6,16,171,IT 
128Z11 C EVAL.GRA~. ciF O.F. 
92830 109 DEL(11-XH1*X2*X2*X3*X3+2.*XMZ*Xl*Xll 
.2840 DELIZ)=2.*XM1*)(1*XZ*X3*X3 
12850 OELI3J=2.*XHl*Xl*XZ*X2*X3 
IZ860 DEL(4'=XH1*X5*X5*X6*X6+Z.*XMZ*X4*XIZ 
i2e7B DEL(5IzZ.*XHl*X4*X5*Xb*X6 
'Iiul . DElt.'.-Z.*XMl*X4*X5*X5*X6 
828911 DELI9'=XK2 
9Z8~Z PE~llll.XK3 
02894 DELI 11 '=XM2*X1*Xl 
02896 DELlIZI =lCHZ*X4*X4 
029." DELl171=2.*XMZ*x17*X2Z+XH1*X18**2*X19**2 
.2915 - DEilli 1=2. *XM1*X17*XI8*X19**Z 
029111 DELI191-2.*XH1*X17*XI8**2*Xl' 
OZ915 DEL(ZII=XK4 
029Z0 DELI~2'-X~2*XI7**2 
Qf930 RETURN 
.2940 C EVAL.GRAD.OF CONSTR.l 
-- 12.42·1 VT';XM16*I1.icOll-l.1 
12'43 C PIF-XM6**Z*IX13+X141 
.Z944 C pg-XM111+XMll*IC02+C031*X25 
-0294"-t PO;;XH13+i .5*XHl1* I C08+3 .*C09+C071*XZ5 
'2954 DELI131=-X~6*XH6*C(11 
02956 DELI 141=-XH6*XM6*Cll1 
----.z'n.a -'-OELTU)';+;li~It*XH14*XZ5**1.5*X221lU8/XlI/X18*C( II 
9Z968 DELI221-(-1I.11122*XMI4*XZ5**0.5/XIII/X18'*C(11 
IIZ969 OElI23'--XH.*XM •• CC11 
'-'02970- "Y2;;XHII*rCC)Z+C03 )+8.5*XH11*1 C08+3,*CO'+C071 
12971 DEL(251=I-Y2-•••• 1L.XHI4*XZZ/(X25** •• 51/XI8/X181*Cll1 
OZ978 RETURN 
'82980(; EiiiL~GRAO~OF· CONSTR.2 
129911 2 OEll 1'=-XH3*XZ*X2*C(2 , 
.3.11 OEL(ZI--2.*XM3*Xl*X2*C(21 
IJI1.'-----oEL('3r;;Z •• X3*X13*C IZI 
.1.ZI O~LI131.X34X3.C(2) 
13130 RETURN 
-HMeC- HIL.caB.-OF t~3 151'.' 8flC •• --lM'*X5*X5*CI31 
~~~;;;-. '"<'-4'-':-" .... ;.t:~r:~~- ttiL ,;D;i 
"",,,,,", 
" -. 
1 
I 
..4 
i;'J~~n'-,\l 
,Ii 
, 
:j 
"f 
.1 
~ .1 
~. 
~-
w 
....., 
\0 
•• .. ~ 
~.#t~,"t. 
. -cilo"i-- - - Del (5 ,;'-z ·:*X .. 3$)(4.X5.C I 3' 
• 3070 OEll61.Z •• X •• XI4*CI31 .-~__ DelI !"> ~.X_~.X~!CI.l1 _ 
'3"0 RETURN 
.31 •• C EYAL.GAAO.OF CONSTA.4 _BW_.~ __ Y.~-'-!u'·11+X"41 
03130 DElI91.-IZ •• X'.ll+X15 •• ZI-Z •• C04.X15 •• Z.Yll.CI41 
.3140 DElll.,.12 •• C04.IXl.-X15 •• Z*ll+X .. 41.Ylll.CI41 _~315' -.----'ll;illll"'1l_ •• XU.!-~.' •• 2+t04.IYl •• 2111.CI4' 
.31.. '~ETURN 
.3110 C EYAL.'AAO.~ CONSTA.5 
_B.l7l __ ~ DELI? '--X15.X16.XI6 •• Z.C151 03174 DEl!1'l.I~"4.XZ5-X15.X161.XZ5.XZ4.XZ5.CI51 
.3176 OElI151.-XI6.IXI0.XZ5 •• Z.XZ4+X16.X'.X16'.CI51 
• 3178 DEtl161.-XI5.IXl'.XZ4.XZ5 •• Z+3 •• X16.X9.XI61.CI51 
-·in:. ·----.etlZ4t"*ifo.XZ5 •• Z.IU.4.XZ5-X15.XI61*CI51 
• 31.Z OELi~5J~X!8.XZ4.XZ5.13 •• X"4.XZ5-Z •• X16.X15'.C'5' 
.3ZZ. RETURN 
.3230 C EVAl.GRAD.OF CONSTR.6 
.3Z4O 6 n.XI6.XI6 
.3250 DEl17'.X9.Yl.CI6' 
--.32"--- OE-({9i-i'l*YI.CI61 
.321. DElI161 .• Z •• X7.X'.X 16.C 161 
.3Z8. RETURN 
.• 3298-·C --EVAL ~GAAD .OF CONSTR.7 
.33 •• 7 DElIlI.·2 •• Xl*X2.X2.CIlI 
.3318 DElIZ'.Z •• Xl.Xl.X2*C171 
-'UZ8 --8ELC7i;;-";X .. 6;C0l1*C171 
.333. RETUAN 
.33 .... C EYAl.GRAD.OF CONSTA •• 03350 8 - -. YlzZ .*X4.XS 
.3360 OElI4IaYl.XS.CI81 
.3370 DElISI.Yl*X4.CI., 
.UIt . IEl-17,"·-iM6.U.4/COIZ.C 181 
.339. AETURN 
.34 •• C EVAl.GRAO.OF CONSTA.' 
-eiitfi) "9 ---. DELI ii .... 0 .5."91 
034Z0 DElIZI.-XH7.X3.CI91 
'3430 DElI31 ... ·X2.XM7*C 191 
• 34~' OElTIl'-XM5.CI.' 
.3450 AETURN ~rI~ .~ ~.~ ~<:;? ~ ... ,3~ ... ~ 
'Y'. (V ~. 
.' 
~ ___ .~ •.~- . __ • _._ ... ______ r~ ... " .-, 
. ~-
.3468 C EYAL.GAAO.OF CONSTA.l • 
.341. 10 OElC4'--•• S.Cll.' _.~~J.t.. _ .OE" I V ",-X!47.X6*C 1101 
.34., OElI.'.-XH7.X5.CCl., 
.35... DELI lZ ' •• XH5ecllfl 
.3510 AETURN 
.3520 C EVAL.GUO.OF CONSTR.ll 
.3530 11 OELI131--Clll' .'~540 . ---.Ptl.L1~J.:-CUII 
.3545 IELI23'.-CClll 0355. AETUAN 
.35 .. C E¥Al.GRAO.OF CONSTR.IZ 
.3570 12 OELI1i'.CIIZI.IZ •• X17.XII •• 21 
.3572 OElCI8'.CI12'.IZ •• X17.eZ.Xll • 03574 DELCZ".CIlZ'.I-XM9IC013' '""5'7",--- --- AETuA..· . 
.35.0 C EVAL.GaAO.OF·.CONSTA.13 
.35.Z 13 OELI171.-ClI31.C'.51 
.3514 DELCi".-CI13'.IX1 •• XM71 
.35.6 OELI191.-C1131.IXM7.XI81 
.3588 DElIZZI.CI131.IXM51 
.j5n RETURN 
.3 ... C EVAL.GRAD~OF.CONSTR.14 
.3 .. 1 14 OEll1.'.CI141 03 .. 3 RETURN 
.3 •• 5 C EVAl.GRAD.OF.CONSTR.lS 
.3 .. 6 IS DElI2',.-CI151.IS.ecOl.XZ5.XZ5.XZll 
.36.. DELI211.+C1151.1-••• COI.XZ •• X25 •• 21 
.3610 DELC251.+CClS'.ICl.-XM17'.2 •• X25.X"11.XHl' 
.3611 I· -16.*C81.X20.XZ5.XZI' 03613 RETURN 
03614 C EVAL.GRAD.~OF.CONSTR.16 03615 16 DElCI7'.-XH3.Xl' •• 2.CI161 
.'617-' DiH.c ie 'a-2 •• XM1.X17.XlS.CClt.I 
'361' DELI 19'.2 •• X19.X23*C1 161 
.362. DElI23'.Xl ••• Z.CI16' 03621 RETURN 
6362Z t EVAL.GRAD.OF.CON£TR.17 03624 17 YI.X2S.X2S/2001./20.0 • 
.3625 vr-XH20*X2.*XZ5.XZO.XZ5+XHZl 
. $' -~·r ... - -.... 
03626 DElIZ.,.Z •• IX24 •• 2.11.+YI'.XH20-X ..... Z,.XZO.X25.XZ5.CI11' 
•.•• -.'c ..... 
~v ~; 
'\ 
( 
\ 
1 
( 
.. ~'~"'." 
·1 
. ~ 
\ 
, i
l 
~, 
w 
00 
C 
L 
03870 
031172 
03tl74 
83176 
.3atlO 
.3seZ C 
03tla4 1 
0388;; C 
03886 C 
03890 C 
13892 C 
03894 C 
039.6 
03'.1'8 
039W C 
.3911 
0392Q 
.3922 
13926 
03928 C 
~3~W): ..z 
.3940 
1139;;, 
.39611 
03970 
0398Q C 
!J_~99g, 3 
04.10 
OltelO 
14.20 
04030 
114Q40 C 
04050 4 
'40" -
.4870 
14081 (14090 
.4LOO 
04UO 
'1tl2d 
HUO 
AC17,221=2 •• XII2.~17 A£la,lS)=2.*XIIl·Xlr~~19··2 ~(11l.191=4 •• XIIl·XI7·xle·Xl' Arr~.19ItZ.·~Ml·X17·Xl'·*Z RETUItH 
CONSTIt.l 
YI=o .'144.XM14"xZ5d'a~5"X221X18"*3 PIF=XM6*XII'''CX13+XI4) PQ=X~1e+XIIll,,!C02+C03}*~25 PD=XIII3 ••• 5*XM11*ICOI+3.*CO'+C07J·XZS AC13,lS}·-2.*XIl6*X18*X~6·C(11 AC14,lSJz-Z.*XII'*XlS*XII6·C{lJ Ar18.1S):-3.*YI/X18.CIIJ 4(18,2Z)=Y1/X2Z*CCIJ Y2=Xllll*CC02+C031+0.S·X~11·{C08+3.*CO'+C07l Alltl.Z5J=0.5*Yl/X2S*Clli A (22 ,2;;).-.... U.XH14/X25 •••• 5/Xl.II/X18.CI1) AIZS,251.0 •• USS*XMH*X22/X2S··1.S/Xltl/H8·CI11 RETwm 
CONSTP..2' 
Al1,2)=-2.*XII3*X2·CI2) ~(2,Z}~-2.*XM3*Xl.C(Z) A(3.3}=2 •• X13*C(ZI AI3.13)-Z.*X3*CI2J RETUR" 
CONStP..2 
._AC:hS} :'.72 .*XM.3*X5*C(3) 
• (S .5J",-2.,'*X'M3*X4*C (3) AI6,6}"'Z.~X14*C'31 AC6.14J oa 2.*'X6'1'CC3J RETURN 
cOliSTR.,> 
Yl=1.+X15·"2 Y2-)(9":;X111*1 1. +X~ J 419,9j--{2.*Yl-2.*CO"*X1S-X15'-CI41 A(9.10)=-[2.*C04*)(IS*X15·11.+XII411*C(4) ".([9 ,IS J=- (.4.*X9*X1S-4.'l<COlt*X1S*Y2J*C t41 .ll',10)=-(-Z.*C04~2.*X15*XlS·/l.+XM")·*2*C04'~C/4) AI10,15)·-14.*XI5*Y2-(I.+)(M41-C041*CI4) nlSTI5j--{Z.·Xt.X9-2 •• C04*Y2*Y21·C/4J RETURN 
"""~"._ ... c..~~~ ..... ..-.kcl" '!.! .... _ ...... ,.j, ..... ~ ~ ..... ".. '9ri+ ' .a ........ ~U._,~l"" ..... ~,.'A~ ... U~~ ....... - ...... - ...... 
..-- .. -.-~- .. ~.-
~__ 
oS ~~ 
1 
"1 
03630'-
-OeI(Z4J-2.-X24*11.+yil*'I'2*C( 171 03632 DEL(2SJ-/X24**2*((I.+Yll*C2.*XM20*X20*X2S*XlOI '3'33 1 +12 .*X2S/2 •• 0.*.21-Y21-2.*XM.*·2*X2".X25*,X20).C[ 171 iirn".' II ETURN . --
.3UI END ~_'3",_., .. ' _~IIOlJT1N!;"ATIl(l(( [I.Ll 03642 C £:ULUATESSECDHII PAII,nAL5 OF THE O.F. IF rr~o '3'44 C OR CONSTRHHT5 II IF r I HOT. 13'46 COI'IH0"'SHARE/X(411 .OELC 4., ,AI 4. ,4.' ,N ,M.MN ,IIP1 ,liMI '3"' COMIiIN/c·oHs7Xiill.:iifi;·xio ,X",-,XM5. XI!' ,XM7 .XII8. XII' ,XIIIO.XIl11. .3". UMIZ ,XI113 ,XII14?XII15 .X"!16 ,XIII 7, XII18, ~lIl' "XM20. XMll, ._~illL... 2CObCO,~.!CQ~ ,~04.C05 .CO'.CD7 ,COl, CO',C010,C011,COll. C013, .3654 3XKl,XKl,XK3,XK4 0366. COllI1OHICOIj5TM/C/lOJ 83670 EQUIVALEHCE lXl.Xll)J,IX2,X(2IJ,(X3.XI3JJ,(X4,XI4'J, '3~ i fXsoxts/ f;Tx6~): t6ll. (X7,X(7) J. 1 xa .XI 81) ,rX'j,X{9) J. 036.0 2IXl •• Xll.JI,IXlI,X(11JI,CX12.XC12JJ.IX13,XI1311 137M EOOIVALEHCE (U",XII4) 1. Ix15,X1l5 n. 00 6,X(16», --137,2 - - I-'Xl i ,){Il iTT;, xii ,x 118 I), (Xl! ,XU9I I, (X21.)('20 n, .37.4 2(X21.X(211),(XZZ,X(22)1,(XZ3,X[231',IX24,X(24)), .37.6 3IX2S,)((2S)) 
- '371'--- "ri&D+T o· 
-"-
.372. GO TO CI ••• l~,1l.5,7, •• 12.,.1 •• 13.1S.1.2,3,~,6,16,17"IT _,~'£ ___ ~_·E·_ , __ ._, 1374ij 100 AI1,11=2.-XM2*X11 1 1375. 411.2 )=2.*XM1*X2*X3*X3 G3760 AI1.3)&2.*Xlll*X2*X2*X3 0377. I./1.111-2.*X"2 ... i1 .. I .37.. 4CZ.2)·2.*X"1*Xl·~3*X3 
.379. .(2.3l-~.*X"1*Xl*XZ·X3 03110 4£3, 3/-i=-OO*Xl·X2*X2 
.3tll. "I4,4)&2 •• XII2*XI2 
.38Z0 A(~.SJ·2.-XIIl*XS*X6-X6 unl l! ... 61 a 2.*i'ijl*XS*XS*X6-
.3141 A(4,12)-2.*XII2-X4 
.315. 
.(5.S1-2.*X"I*."*X6*X6 '38it8'-AT5;~.*iCMI*x4-.xS"·X6 . 
.3862 .16,6J·2.*~III·X4·XS*X5 
.386'-
.11'17 ,171"2 .*X,.2 .. X22 
---n." --- "lll1,11 '·2.-'XH1Q;II~kl'*'·2 
.31., 4(17,19'-Z.*X"1*Xl.*·2*X1' 
_--------,..at 'i'-' w;"_,,_~ ••• ,,,_~._.'-:"' __ Uo~.~~,,: ...... lti~'1I\oj; 0/ t 
~. 
i 
i 
~J: 
I~ 
..... 
~ .. .,-~.,... 
.. ~ l:,_,;~::;'~ l/:;:" n t:~-:;. ::::;;.,~. ~~ 
._--
--iitl~-CoNm.5. 
OitlitO 5 A(9,151=-X16*XI60<X16*CI51 
04142 AI9,161=-3 •• XI5.XI6*XI6*CI51 
14156 1.( li;!5j-;=ii6*X24.X25**Z*C (51 
14158 • AIUtl6I a -X1S*X24*X2S*X25*C(SI 1415~ A(10,Z41 a X2S**2*(XH4*X2S-X15*X161*CISI 
- 04I6i)---AI fO~'5');'X24"X25*( 3.*XH40<X25-2. *XIS*XI61*C I S I 
04164 AI1S,161=-IXIO*Xl4*X25*.2+3,*X'*X16**21*C(SI 
14169 A(lS,241=-XI0*X16*X25*X25*C(51 ---O~-~5~251~~z~*XT'*XI6.XZ4*X25*C(5) 
' .. 17Z AI16,16I a -6.*XI5*XI6*X'*CIS} 
14174 AI16.24I z -Xl'*XlS*X25**Z*C(SI 
-. i4[f6-- '--A 116' '25J';-Z~"XlI"'XlS*X24"'X25*C (51 
84184 AfZ4,2SI=XIO*XZSO«3.O<XH4*X2S-2.*XlSO<X161.C(SI 
04188 Af25.2SI=XI0*X24*(6.*XH4*X25-2.*XlS*X161*CrSI 
- 114210 --, RI;TUltH-:--" , .,. 
04220 C CONSTR.6 
04230 6 YI-XI6*X16 
- O.;zt;O· AT7, 9 I =Yl*C,16 I 
04250 A{7,161:l.*X90<X16*C(6) 
04260 A(9,161=2.*X7*X16*CI6) 
04270 - 1.(16.16 ;=2. *X7*X9*C f 6) 
04280 RETURN 
04290 C CONSTR.7 
04300 -7 All.IJ=Z.*X2*XZ*Cl7J 
04310 A{1,21=4.*Xlo<X2*C(71 
04320 AI2,2)=2."'Xl*Xl*C(7) 
84330 'RETURN--' 
04340 C CONSTK.8 
043S0 8 A(4,41=2.*XS*XS*CI81 
' 04360 -. A (4, Sl =4.*X4*XS*C (8 I 
04370 AIS,S)=2.*X4"'X40<C(8) 
04380 RETURN 
- il43"fo C- CONSTK. 9 
04410 9 A(Z,3)=-XH70<C(9I. 
04410 RETURN 
- 04ttZO-C CONSTR.IO 
04430 10 A(S,61=-XM70<CIIOI 
04440 RETUkN 
04450 C CONSTR.ll 
04460 11 l=l A":6' 'ff , .)..!f 
I~J!<" "" ,~ '.7 .w;., / 
/Y. rP' ~.7 ~;.. 
_ .... _~_~-~_.""'--;c:.-~~._~ __ -W;""" -...:..:::::,~.~~- -~~ .. -~-~ ____ -" ~ 
'4'470 
04480 C 
04490 12 
04518'-
0451. 
14530 
04550 C 
0456U 13 
04570 
0 .. 590 C 
0 .. 6.8 14 
0461G 
04630 C 
046 .. 0 15 
04641 
i464Z' 
0"660 
0"68' 
o t;70 O· 
04710 C 
04720 16 
04730 
0"740 
04750 
04760 
04770 C 
04780 17 
04181 
(14790 
04880 
04810 
04820 
04830 
04832 
0 .. 8100 
048itZ 
04850 
04890 
RETURN 
CONSTR.12 
A(17,171=2.*X18**2*CI121 
1.( f7 tl8'1=4.*X17*X18*C( 12 I 
A(18,181=2.*X17**2*C(121 
RETURN 
CONSTR.13 
A(18,191=-XH7*C(131 
RETURN 
CONSTR.14 
l=1 
RETURN 
CONSTR.15 
Yl=I-XM17 
A(ZO,Zll=-8.*COl*XZ5~*2·C(151 
A (il. 25'1;'-i6.*COIO<XZ 1*XZ5*C I 15 I 
AIZ1,Z51=(-16.*COIO<XZI*XZ51*C(151 
A(25,Z51=(+l.*Yl*XH1S*XHl'-16.*COl*XlO*X21)*C(15) 
RETURN 
CONSTR.16 
A(17,181=-2.=XH3*Xlf=CI16) 
AI18,18)=-l.*XH3*Xli~CI161 
A(19,19I z 2.*Xl3*CII6J 
A(19,231=2.*XI9*CI161 
RETURN 
CONSTR.17 
Vi=X25*X25/Z000./2000. 
V2=XH20*X2e*X250<XZO*X25+XH21 
A(2i'20)tIXl4**2*ll.+Vll*XH20-X"'8*.2)*2 •• X25**2~C(171 
A(20,241=4 •• *X24*II.+Vll*XH20*X20*X25**2*Cr171 
A(20,251=4~.XZO*X25=(X24*rHZO*XZ4*(I.+Z •• Yl)_XM8 •• Z1*C(17) 
A(Z4,24)=2.*/I.+YI).YZ*C(1;l 
AI24,Z51=4.00<XZ40«ll.+Yll*IXHZO*X2i*X2,*X20J+X25*Y2/2000. 
I 12000. I*CI I7l 
AI25,251=12.*XZ40<X24.IXM21.XZI*X20*ll.+5 •• Yll+Y2/2000. 
1 IZOOO.I-Z.*XH8**2*X200<X211.CI171 
RETURN 
END 
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APPENDIX P 
J 
POWER CONVERTER DESIGN OPTIMIZAT
ION 
Vuan Yu and Fred C. Y. lee 
TRW Defense & Space Sys tems, R
edondo Beach, Cal ifor"ni a 
and 
James E. Triner 
NASA lewis Rese~rch Center, Cle
veland, Oh" 
SUMMARY 
Utilizing the demonstrated cap
ability of nonlinear 
programming algorithms, a pl'3c
tical desian optimi za-
tion approach for power convel
'ters is established to 
conceive a design to meet all p
ower-circuit perform-
ance r'equi rements ~l1d concurl'e
ntly optimi ze a defi ncd 
quantity :ll~crras weight 01' los
ses, In addition to 
facilitate a cost-effective des
i~l\, the computer-aided 
approach provides a means to re
adily assess (1) the 
weight-efficiency tradeoff, (2) impac
ts of converter 
req~irefl1ents and cO~lponent cha
racteristics on a given 
desl gn, and (3) opt1Jnum po\~er system c
onfi gu)'a ti ons. 
1 . I ntl'oducti on 
In the design of a power cunve
rter, the number of 
variables to be designed gener
rlly exceeds that of 
the constl'aints linking the va
riables to v3l'ious per-
fomance requi rements, Conseq
uently, after the des ign 
constraints are defined, there 
exists virtually an 
Infinite set of design solutio
ns. The essence of 
the design optimization, there
fore, is to pinpoint a 
set of design variables to mee
t all ~iven constraints, 
and concurrently to achieve the
 optimization of a 
certain converter characterist
ic deemed particularly 
desirable. The characteristic 
can be the converter 
weight, loss, or any other phy
sically-realizable 
"'ntity associated with a conve
rter. 
Before venturi ~g 1nto more det
ail ed. de;;; gn optimiza-
tion aspects, lt 15 perhaps wor
thwhIle to review the 
s~ate of. the Bt't ~n pO\~e~ conve
l'ter design, Comparing 
WIth an Ideal deSIgn optImizat
ion approach that will 
demand extremely sophisticated 
computer processing 
a pI'actical power-converter de
sign optimization ' 
approach within existing comp
utational prograrmling 
capabilities is then adapted. 
1,1 St~te-of-the-Art Design A
pproach 
The state-of-the-art pO\~er-con
verter design, as per-
ceived by the authors, contains
 the following major 
sequences: 
(1) The designer obtains all specifie
d converter 
\'eQui rements prescri bed by someone pre
sulnab ly 
_knOWledgeable. Based on the n
ature of these 
requirements! the designer sel
ects the basic 
power-cil'cuit configuration: 
Buck 
Boost 
Buck Boost 
Series Resonant 
Parallel Inverter, etc, 
Power electronics components s
uch ,,5 rnaonetics, 
semiconductor switches, and ca
pac; tors ~re d1so 
selected, 
(2) 
( 3) 
( 4) 
The designer's previous experie
nce and occasion-
ally the particular requiremen
ts are called upon 
to elect the control-circuit c
onfiguration and 
the duty cycle control method t
hat includes: 
constant frequency, variable on
loff time' 
constant on time and variable o
ff time; , 
constant off time and variable 
on time; 
constant hysteresis, two-state 
modulation' 
variable frequency, variable o
nloff time: 
HavinQ selected the power and control
-circuit 
configutdtions, the designer st
arts the power-
circuit design by empirically o
r intuitively 
pi ck i ng a power~converter swi t
chi ng frequency.' 
A long with the contro 1-i ndepen
dent ~erforlHance 
I'egu; reinents such as source an
d loa vo 1 tages , 
load power demand, source EMf, o
utput-voltage 
ripple, and the allowed weight 
(loss) for a given 
loss (weight), the designer proceEJs 
to obtain 
semiconductor choices, input/ou
tput fi 1 ter para-
meters, and design details of 
inductors and trans-
formers, Such a deSign is cha
racterized by the 
designer's subjective judgment which is
 often 
profusely arbitrary. Crude we
ioht-loss analYSis 
is then made, with occasional f
eeble attempt for 
piecemeal ~eight or loss optim
ization. The same 
procedure 15 repeated many time
s for different 
switching frequencies before co
mpleting a pI'elimi-
nary pO\~er-circlli t design. De
spite the time-
consuming iterations, optimiza
tion of the overall 
power circuit is seldom achieve
d, 
Due to duty-cycle related nonl
inearities in the 
power stage and the ana I og-to-d
i screte-time pulse 
modula.tion stage, the design o
f the control 
circuit for a qiven power cit'c
ult to meet 
the control-dependent performan
ce reouirements 
such as stability, responses to
 source/load step 
or sinusQidal disturbances is present
ly beyond the 
capab i 1 tty of the majori ty of the conve
rter 
designers. Compliance with pe
rformance requirements 
is usually achieved by "bench d
esign" (i.e" 
breadboard component- parameter 
I tera tl ons), and 
assured through elaborate te~ti
ng. 
Aga~nst this backgroun~, it is
 gratifying to note the 
stndes made recently 1" thp a
rea of power-converter 
contl'ol-related modeling and a
nalysis. [1 - 0] 
Undoubtedly these analyses will
 be advarced in the 
fu~ure, to fcl'~ the bases of anal
ytica~ly-bu~ed deSign 
~uldellnes WhlCh, when coupled wi
th standardiz~tion 
of control-cil'cuit configurati
ons, will cUI-
nrinate in a comolete control c
ircuit design 
m~eting all given performance 
requirements, For the 
tllne bei ng, however, the prepon
derant converter des i gns 
are by !10 means analytically b
ased. ;\dditionai tdfol't 
is lnvolved in advcln'cino fl'om "
ana iys,s for i1 qiven 
power' and ~ontrol circui t design
 in assessing perfol'ln-
ance compllance" to "analytic
ally-based ;:>ower- and 
control-circuit desi<ln to meet 
311 oetformanCt> 
requ; I'ements" . . 
.. This work was performed urd
et' NASA Contl'act NAS3-19690, "~l
odeling .:lnd An,1 1 'lS1S of Powel' Pro
cessIng Systems," 
by TRW Defense and space System
s, RedOndo BeaCh, California fo
t' NI\SA LeWIS Rpsedr'cn Center, 
Cleveland, flhiQ, 
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1.2 An Ideal Design Optimization Approach 
As previously stated. the utility of a design optimi-
zation is to pinpoint the detailed converter design to 
meet g; ven performance specifi cati ons, and to achieve 
concurrently the minimization of a certain converter 
characteristic defined by the designer. Simply stated, 
the task is to mi~imize an objective function f(x,k}, 
subjected to design constraints gj(x,k,r) = O. 
Here, X: (xl' x2 ' ••• x )T is a n-dimensional vector 
representing power and 20ntrol circuit parameters to 
be designed. Examples of X are values of R,L, and C, 
the switching frequency, and the design details of 
magnetic components inclu~iny core area, mean core 
length, permeability, wire size, number of turns, and 
turns ratio of multiple-winding magnetics. 
The k's represent various constants related to component 
characteri s ti cs. These cons tants are known to des i gners 
through common sense or design experiences. Examples 
include winding and core densities, winding resistivity, 
window fill factor of the core, winding pitch factor 
(i.e., the ratio of the mean length of one-tul'n 
winding to the core circumference), transistor and 
diode conduction and switching characteristics, cpre-
loss parameters, intended maximum operating flux 
density of given magnetics, and ESR as well as energy-
storage characteristics of filter capacitors. 
The r's are performance requirements to be met by the 
optimum design. Control-independent reqUirements 
include input/ output voltages, output power, m:sximum 
weight, minimum efficiency, source EMI, and maximum 
output ripple. Control-dependent requirements include 
regulator stability, minimum audios~sceptibility 
rejection, and maximum output impedance. 
The function f(x,k) represents the converter optimiza-
tion criterion. Examples include the total weight, 
the total loss, the figure of merit of a specific de-
sign, a particular control-oriented performance, or 
any selected design quantity such as reliability 
and cost, The criterion generally can be expressed as 
a fUnction of the x's and the k's, 
Equations g.(x,k,r) = 0 represent a total of "j" cons-
traints rel~ting requirements r to design variables x 
and design constants k. Examples of these equations 
include the relationship of an efficiency requirement to 
the sum of copper losS, core loss, semiconductor con-
duction and switching losses, and the loss in the 
capacitor ESR, the relationship of soUrce EMI to the 
input-filter design parameters, the switching frequency, 
and the input/output voltage and current levels. 
Equations 9i .. 0 allow all performance reqUirements "r" 
and all component constants "k" to be integrated into 
governing the design of all variables "x". Consequently. 
solutions acquired for equations g. R 0 to minimize the 
objective fUnction f(x,k) woulrl re~resent a detailed 
optimum design, down to the component level, in 
accordance with the performance requi rements and the 
optimization criterion specified. 
Thus, an ideal design optimization approach is to 
ana lyti ca lly portray g. " 0 for all control-dependent 
and contro 1-; ndependent performance requi rements. In 
conjunction with th~ defined optimization criterion 
f(x,k), computer techniques are then applied to seek 
out the x's that would satisfy g. = 0 and concurrently 
minimize f(x,k). J 
Comoarinq the ideal ootimization approach to present 
state-of-the-art design, the following notes are made: 
(l) Both approaches start by obtaining requirements 
and selecting basic power- and control-circuit 
configurations. 
(2) The sWitching frequency. which is fundamental to 
the power-circuit design, is selected in the 
ideal approach consistent with the optimization 
criterion. Unlike the state-of-the-art piece-
meal design, the ideal approach acquires all 
design variable$, includin'g those pl'escribing 
detailed magnetics design, in an inclusive manner. 
Interdependences between various variables in 
di fferent converter functi ons (e. g., i npu t fi Her 
and output filter) are thus inherently preserved. 
(3) The ideal approach would eliminate the need for 
excessive "bench design" of control-circuit 
variables. It will also reduce the role of con-
iit:'·"'t:1 "'C;:'\'III~ ~u \:'IIQ\" \,11 Vt::1 il tl.Ol.iUH ulliy, 
rather than its current role of being the major 
vehicle through \~hich compatibil ity between 
converter reqUirements and capabilities can be 
demons tra ted, 
1.3 A Practical Design Optimization Approach 
While the aforedescribed ideal apPl'oach represents the 
ultimate in converter design, its actual implementa-
tion is presently not without major difficulties. 
To begin with. it is realized that the well-developed 
computer linear programming techniques are inapp11c-
able to converter optimization due to the nonline",' 
nature of the converter problems involved. As a 
reSUlt, the key to a successful design optimization 
of a complicated converter is to secure a nonlinear 
programming algol'ithm that enables optimum numerical 
solutions to be reached, with fast convergence, from 
an initial guess of the solutions. Since the effec-
tiveness of any nonlinear programming technique is 
invariablY affected by the global and local properties 
of the mUlti-dimensional deSign problem, the un-
fortunate consequence is that thel'e is no unifol'mly 
good method on whi ch an a I gorithm can be based to 
handle optimization problems as complicated as those 
tnvolved with the design of a complete power convet'ter. 
Naturally, the likelihood of securing an applicable 
nonlinear programming routine' improves as the number, 
the nonlinearity, and the complexity of the nonlineat' 
constraints diminish. 
Some of the most nonlinear and complex constl'atnts 
are those descl'ibing the control-dependent performance 
reqUirements. Stability, audiosusceptibi1ity, and 
output-impedance characteristics involve all power-
and contro l-ci rcuit RLC parameters as WI; 11 as the 
converter swi tch i ng frequency. Furthermore, the 
characteristics themselves are functions of the 
signal modulation frequency via s-transform or z-
transform, thus compounding the complexity of the 
control-dependent performance design constraints. 
Based on eXperiencps gained to date on the application 
of various nonlinear programming routines, the chance 
for a successful inclusion of all control-dependent 
performance constraints in an overall power-converter 
design optimization is extremely slim for the fore-
seeable future. 
To realize a practical approach within the demon-
strated capability of nonlinear progNmming, one 
is, for the time be; ng, forced to forsake the 
control-circuits, and t~ concentrate Instead on the 
design optimization of the converter po\~er ci rcuit. The 
scope of the optimization criteria is reduced to in-
clude only those related to r~ler-circuit performance 
characteristics,such as wpinht and losses. 
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Admittedly a less meritorious approach, its utility is still ~;gnificant for the following reasons: 
• The prevailing trend toward converters designed for higher power places increasing emphasis on loss and weight optimizations. . . 
• Sensitivity to program cost and space/mlll tary 
equipment standardization encourages analysis-based designs to reduce weight, loss, and cost penalties resulting from suboptimum designs and developments. 
• For a given power- and control-circuit configura-tion, converter design experience has indicated that, once the power-circuit parameters are properly designed, generally it is possible to design compatible coverter control-circuit para-
meters t~ meet stability and other control-dependent performance requirements. Thus, while the inclusion of control-dependent constraints in an overall converter design optimization 
represents a increase in the optimiza-tion effort, it is not likely to alter the 
weight-loss optimization results obtained from 
considering powpr-circuit related constraints 
alone. The results obtianed from power-circuit 
optimization are, therefore, both practical 
and meaningful. 
. 
• Comparing to the number of control-circuit 
configurations proposed and in use to date, there 
are rel ati ve ly few common ly.-used power-ci rcui t 
configurations. The utHity of the power cit'cuit design optimization should be widespread and 
we ll-defi ned. 
Consequently, given the limited nonlinear-programming 
capability currently demonstrable, a practical and 
useful design optimization approach can be formulated, 
which consists of the following two major steps: 
(1) Desi gh the power-ci rcuit parameters to achi eve the weight-loss optimization of a given power 
cirCUit configuration that will meet all 
contro l-i ndependent performance requi rements . 
(2) Based on the power circuit parameters thus 
obtained, guidelines to design detailed 
control-circuit parameters to meet specified 
control-dependent performance reqUirements 
are then used to fulfill the design of a 
complete power converter. This step does not involve the use of a nonlinear programming 
routine. Design guidelines for control-ci~cuit parameters will be conceived analyti-
cally based on work currently in progress, 
and should be within reach in the near future. 
At present, the generation of deSign guidelines men-tioned in step (2) appears to be the likely major thrust of near-term power-converter modeling and analy-sis. undoubtedly, many significant contributions are forthcoming from industry/university/government research effort, both here and abroad. The emphaSis of this paper is placed on step (1). It is hoped that the . 
work reported here will provide the needed complement for results emerging from the step (2) effort. Together they are expected to;. shape the standardized power-
converter deSign approach in the foreseeable future. 
In the following sections, the methodology implementa-tion.of the step-Cl) design optimization is discussed. Several computer-based optimi4~tion examples are given to demonstrate the utility Of the said approach. Some needed improvements to enhance design optlmization are 
also briefly outlined. 
2. Implem~ntation of Design Optimization 
Continued rapid gl'owth by applied optimization as a 
scientific discipline has been fostered by the appli-cation of optimization theory and the high-speed 
computer developments. In power converter deSign, it follows naturally that the key in implementing the design optimization approach rests on the availability of SUitable mathematical and computer techniques. 
2.1 The Lagrange Multiplier Metho~ 
A general mathematical optimization technique is the Lagrange Multiplier method [7J. which can be used to 
seek an extremum for the objective function f(x,k), 
subjected to a total of OJ" constraints: 
gj(x,k,r) = 0, x = (Xl' x2 , '" Xn)T The method forms a function F, where F = f + Eh.g., 
with the h.'s being the Lagrange multipliers. J J For F to Jhave an extremum, the requirement is: 
..lL. "' 0, i = 1,2, ... n. aX i 
From g. = 0 and oF/ax i = 0, a total of (j+n) equations are av~ilable to determine the "n" design variables 
and the OJ" Lagrange multipliers. 
Application of this method occasfona~ly yields closed form solutions for simple power-converter optimization problems. Three such examples on optimum-weight and 
optimum- 1055 magnetics design were presented. raJ However, when the problem transcends the simple 
co.;]ponent level, the method ~enerally does not yield 
closed form solutions. 
2.2 Nonlinear Proaramming Techniaues 
Most larger problems arising from practical power-
converter applications are sufficiently complicated to defy closed-form solutions. To identify numerically an 
optimum design, one has to resort to nonlinear pro-gramming algorithms which provide fast convergence to optimum solutions from a reasonable set of initial guesses. While there exist numerous methods of non-linear programming, the effectiveness of each methOd depends greatly on t~e global and local properties of the particular mUlti-dimensional problem to which the method is applied. The dependency makes it difficult to compare objectively the general merits of different algorithms. Based solely on our application experience to date, the Sequential Unconstrained Minimization Technique (SUMT) based on the method Qf a penalty fUnction seems to be most effective in achieving convergence for highly nonlinear power-converter design optimization problems. [9,lOJ 
A penalty function is one, which, wh~n added to the 
original objective function f(x,k) to form a penalized objective function fp(x,k), will detract from achieving 
a minimum objective when an associated constraint 
within constraints gj(x,k,r) = 0 is not satisfied. 
The particular penalty function used in the SUMT code is the qUddratic form of gj' whiCh gives: 
f p = f + c f [g j]2 
Here, c is a weighting coefficient when a mlnimum of f is desired. From the above equation, it is 
aSparent that the constrained minimum of f(X,K) 
r 
I 
: 
1 
subjected to constl'aints g ,,0 is identical to the 
unconstrained minimum of fJ(x,k) when c approaches 
infinity. The SUMT code thBs accommodates the initial 
"c", the conditions under which "c" is to be increased, 
and the criterion of bypassing the increasing DC" when 
the intended mi nimizati on process has run its course. 
Before presenting design examples, the following 
application experience on SUMT are stated: 
• Being primarily a research tool not specifically 
designed for power converter applications, the 
user generally needs to experiment with SUMT to 
realize its capabilities as well as limitations. 
• To save computer time. the number of variables 
should be reduced to a minimum by combin!ng all 
interpendent ones. 
• Numerically the g.·s vary over a very wide ran:Je. 
To avuid co,)ditio~s where ,;.,'~Jin g. i;'1 ... i.. .:qu;: 
tion for f may be so large as to Jobscure the 
effects ofPthe rest of the g. '5, each g. must be 
properly scaled by a factol' J to insure that the 
effect of violating a given constraint is of the 
same order of magnitude as the effect of vio-
lating any other constraint. 
• Depending on the problem involved, the initial 
set of guesses for opti mum so 1 uti ons can very 
important in determining the rate of convergence. 
3. Demonstration Examples 
Three design examples, one ;:lased on closed-form 
optimum solutions obtained from Laqrange multiplier 
method, the other t\~O utilizing the SUMT, are provided 
to demonstrate power-conver·ter design optimization. 
3.1 Example 1 Optimum Weiqht [nductor Design 
Using the method of Lagrange multipliers, the closed-
for~ solution for an optimum-weight inductor design 
with a given loss constraint were presented. [B] 
The solutions prescribe core area A, core length I, 
winding turns N, permeability U, core volume AI, con-
tjuctor area AC, and the minimum weight H. These para-
meter's, in turn, are expressed as functions of con-
ductor density DC, core density 01. winding pitch 
factor FC, window fill factor FW, conductor resistivity 
RHO. intended operating flux density BS, peak con-
ductor ~urrent IP, needed inductance L, and allowed 
loss P. These closed-form solutions are implemented 
into a user-o)'i en ted computer subprogram, camp lete 
with user instruction, input request, input sUl111lary 
printout, and the optimum design )'esults. 
Upon executing the subprogram on a remote terminal, 
the computer will provide the following instructions: 
( RUriX, 1-ItIDo~a.G 
THE OBJECTIVE OF THI:: F'ROGR"" IS TO PEFFOFI'I AN 
OPTlI1UM IoIEIGkT ItllllJ(;TOR DEtlGN FOF f\ GIVEII LO$;. 
TO U~EP: I PLEA:E READ THE, FOLLOl"tlG :TAlEI1ENTt 
,:AFEFI.lLL'o' SEfOI1E E:,ECL'THI'; THE Pi>OGF'AI'I. 
THE tlEEDED IrlPUT PA""'f'1ETER~ A .. E THE FOLLOI.IIIIG' 
DC , o:.Ct1r,uo:rOi> DEtt::IT\' Itl ,;:Fft117 C\.ltiC ':1'1. 
IF 1t0T GIVErl BY THE U:EP. DC 1: :ET 
ftT ~" ~ t', DEFAIJL T • 
01 I COPE DEtt~lr, trI G"AI'I~ CL'r.rc eM. 
IF 1I0T G{VEII [', THE lI::EP. DI I: ::U 
AT ;'.S ~', DEFAUL r • 
f-'( , PAT! a OF AVEF'AGE eNE TI.lF'tt LEtIGTl-< TO THE' 
I:OPE CI",:IJtIFEFENtE. 
IF IIOT ,:aVEII,Fe r: :ET tiT 2. F', DEFAULT. 
.1.1 PATIO OF cOttCUOOP APEA TO "'ltIDOI., f\l'EA. 
IF riOT ,3I\1EII. FI,I t: :E1' AT .4 BY DFlFt'oljLT. 
PHO: COtlDlle rop F'E< I :nvln' Irl OHM-I'IETEF. IF 
riOT GIVEII' I1foO r: :ET AT I.;'NE-<' S', ~F.F;:'I"Ll. 
P I DESIGf!(D PIllEII LO~::' Itl '· ... TTS. 
B~ : 1111,,1- FLU>' DEN! In' IN ~ILOGAUSSi:S. 
IF" I "E~ ltlD~lnO" CUPf'ENT IN AI1I'EIIES. 
L I DEtGtlEtt 1I{['lICTMNCE Itl rrICFOHEtlRIE:. 
PLEA:e: GIVF 1I1FttT DI1Hl FOR LolP'~':,AND P BELml. 
FI.Eil:E ,,1.:0 GIVE I/iDI\lIDlIAI. INFUT DATA I'DI' DC ,DI, 
f'.: .F"',AND !'f<1l IF AII'{ OF D£FRl'LTED !ETTItlGS I~ 
ttOTDE:lFEII. 
tiD HtFIJT I: IIEEDED IF DEFAULTED :ETT ItIGS ARE LISED, 
Fa!" HII:IJEPS AT THE EIID Of' THE !'Utl. 
il 1: CORE flPEA. ;: I:' NEAll CORE LEtlGTH, 
II I: NUMBEI1 OF ruFNS· U IS PEPI'IEAJILITY. 
A;: I: ",,"ODlICT OF A AND ;:,t'tC I~ CONDUCTOR RIIEA PEP 
TUFI",' I: OPTI"llf'l IHDlJ(.TOR \!EIGHT f'01l A GIV£N P. 
Subsequently. the computer requests input data from 
the user with reoard to DC,DI,FC,FW,RHO, P,BS,IP, and 
L, Here, conductor density DC, resistivity RHO, core 
density 01, and operating flux density BS are known 
to a designer for given conductor and core materials. 
Factors FC and FW are generally known by a desiqner 
WI~it Y'Vell WillUlttY allU ,-u,e ,"ulli lyUI·dl.10ns. ~or para-
meters DC, 01, FC, FW, and RHO, th§ inherent values 
set by the subprogra~ are B.9 g/cm , 7.B g/cm3 , 2, 
0.4, and l.724 x 10- ohm-meter, respectively, 
representing the commonly-used copper density, core 
density, pitch factor for a filled window, fill factor 
for a filled window, and copper resistivity. The 
values of these parameters can be supplanted by a user's 
own design numbers. However, if no user inputs with 
reg~rd to these parameters are received, the subprogram 
will utilize the inherently-set values by default. 
The power loss p, the peak current IP, and the required 
inductance L, are, of course, individually assigned 
by the user for specific applications. 
In this example, the user needs a 200-uH inductor 
carrying a peak current IP of 4.5 amperes and 
utilizing an operating flux density BS of 3.5 kilo~auss 
(i.e" a molypermal10y rr,l¥der care). The loss allowed 
by the user is O.6Cl9 ~Iatts. For DC, 01, FC, FW, and 
RHO, the user decides to use those set by the sub-
program. The user thus responds to the computer input 
request by typing the following: 
Upon completion of input data, the computer prints 
out a summary of assigned input parameters including 
the defaulted ones: 
II': " !I.? 
tIl. x ;' .4' 
FI: • .:: .1.1. 
FIoI "",QE-'''' 
FHO :z t ~'~4E.-\1~. 
F ~ ".,"IE-Ql. 
B" ~ ,,'5. 
IF' :: 4 ~ 7.. 
L :: ~.I)E""'l\~' 
Finally, the optimum design values are computed by the 
subprogram and delivered as outputs: 
A x ';.-;O)'iE-OI 
:: - t,.3~IE+OO 
II ,. 3.e61E+t)1 
1..1 ,. 1.(I,;?4E+OC: 
A:x 4,43"E+,1Q 
AC- 2 .41"E' ,'3 
'" - ';.OI3SE+OI 
:.:ollAFE CEIITlf'1EIt. ... ~ 
CEHTtIETEI', 
TLtPriS 
I:;AlI~: OEI1:TED 
CU91C CEHTI~r-~o 
CIFCUL.AI> 1'IIl, 
'3"AtI~ 
I.lith A=O.694 cm2, Z"6.39 cm, U=109 gauss/oersted, 
and AC=2419 cir. mils, a compatible design using the 
comercially -available components is either core 55930 
of r~agnetics. Inc., or core A930157-20f Arnold 
Engineering, with a wire size of #17 AWG. Such a 
design guarantees a loss limit around 0.7 watts as 
specified, From the printout, the inductor core and, 
winding I'/eight is approximately 61 gr\!ms. 
The cost for this design session is 51 cents. This 
compares favorably to hours of laborious and subopti-
mum design iterations needed by an experienced 
desi~ner using the paper-and-pencil 51proach. 
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Similar subprograms are conCeived for the following: 
• Optimum·weight inductor/transformer, with loss 
given as a constraint 
• Optimum-weight inductor/transformer, with wire 
size given as a constraint 
• Optimum-loss inductor/transformer, with weight 
given as a constraint 
For details regarding these user·oriented subprograms, 
the readers are referred to Reference Ill], to be 
published in the Fall. 1977. 
3.2 Example 2 Optimum-Weight Switching-Regulator 
This example deals with optimization on a vastly 
expanded scale in relation to the previous example. 
The design objective is to minimize the total component 
weight of a buck switching regulator power circuit, 
shown in Figure 1. The total loss allowed is given 
as a constraint, 
Twenty-three variables "1<" exist in this example, i.e., 
x = (Xl' xz' ... X23 )T: 
Rl ,R2,R3 
Ll ,LZ ,C1 'C2 ,R4: L3,C3 : 
Al ,A2,A3 
Zl,Z2,Z3 
Nl ,N2 ,N3 
ACl ,AC2 ,AC3 
F 
FC1,FC2,FC3 
FW1,FW2,FW3 
RHO 
Dc winding resistances of inductors 
L1, L2, and L3 
Input filter parameters 
Output filter parameters. The ESR of 
C3 is known to be RC. 
Core cross-sectional area of inductors 
11, L2, and L3 
~ean length of inductors Ll, L2, and L3 
Number of turns on indUctors Ll, L2, 
and L3 
Inductor winding areas per turn for 
L1, L2, and L3 
Switching frequency 
below. Numeri-
Assioned windino Ditch factor for 
inductors Ll, L2, and L3 (2, 2, 2) 
Assigned window fil: factor for 
indUctors Ll. L2, and L3 (.4,.4,.4) 
Common conductor resistivities for 8 
Ll, L2, aad L3 (1.724xlO-B, 1.724xlO- • 
1.724xlO- ohm-meter) 
II II LJ II 
11-'" "~It. ----+l 'f'llllfI----L-OWl"Ul f'U('-i ISlIlttuU r--
Figure 1 Buck Converter Power Circuit 
'. 
Performance reqUirements "r" and their values used in 
this example are the foJ lowinq: 
PE Input filter resonant peaking limi t (6 db) Po Output power (100 hi) 
Ei Input voltage (20-40 V) 
Eo Output vo 1 tage (15 V) 
s (F): Frequency-dependent Source (see Fig.2) conducted interference 
r i Output ripple (1% of Eo( e: Required efficiency (93%) . 
In addition., constraints of sufficient core window 
and maximum operating flux density for inductors are 
a 1 so observed. 
s(F) 
St--_ ..... 
Figure 2 Source EMI Requirement Used 
in Example 2. S=O.l A and 
S=0.5 A are used for deSign 
#1 and deSign fI2 
The constraints 9j(x,k,r)=0 include the following 
express ions: 
Loss Constraint 01 1 ,012 ,01 3 
OC1,OC2 ,DC3 
BSl'BS2,BS3 
Core densities of inductors Ll, L2. 
and L3 (7.8, 7.8, 7.8 g/cm3) 
Conductor densities of inductors Ll. 
L2, and L3 (8.9, 8.9. 8.9 g/cm3) 
Operating flux densities i~tended for 
inductors Ll, L2, and L3 (3.5. 3.5, 
3.5 k i1 ogau ss) 
In this constraint, the sum of all component losses 
should not exceed the total losses allowed by the 
minimum efficiency requirement, or, 
DCP1,OCP2 ,OCP3 
V
st 
Tsr 
Vbe 
Tsf 
Vd 
Tnd 
Tfd 
Tre 
°e(F) 
Weight per microfarad for C1, C2, and 
C3 (210. 1100, 72 kilogram/farad) 
Collector-emitter drop When transistor Q conducts (0.25 V) 
Base-emitter forward drop of Q(0.8 V) 
Transistor switching rise time(.15us) 
Transistor SWitching fall time(.2 us) 
Forward drop of diode D (.9 V) 
Diode turn-on time (.03us) 
Diode turn-off time (.05us) 
Diode recovery time (.03us) 
Frequency-dependent core-loss factor 
for inductor L3, which processes a 
large ac flux excursion. 
(1 ) 
where: 
Pif = Input filter copper losses 
P F N A 0.5 (-O-l2[4(RHO)]( cl 1 1 
eE i ACl 
Pt Transistor saturation loss 
+ Base drive loss based on lO-to-l Current drive 
+ transistor turn-on switching loss 
+ transistor turn-off switching loss 
1 
~ T: 
, 
I, 
; 
r 
r: 
I 
I 
.j 
, 
,. PV$t!lE j 
+ O.lPoVb/E i 
+ (EjTsrF/6)[(po/Eo) - (Ei-Eo}Eo/2L3EiF] 
+ (EiTsfF/6)[(Po/Eo) + (Ej-Eo)Eo/2L3EiF] 
Pd = Diode conduction loss 
+ Turn off and recovery losses 
+ Turn-on loss 
# (Ei-Eo)PoVd/EoEi 
+ (EiF(Tfd+3Tre)/12]((Po/Eo)-(Ej-Eo)Eo/2L3EiF] 
(3) 
+[EjFTnd/12][(Po/Eo)+(Ej-Eo)Eo/2L3EjF] (4) 
Pof;= Output inductor core loss 
+ Output inductor copper loss 
: 80Eo(Ei-Eo)Z30e(F)/N3Ei 
+[4(RHO)Fc3"3A30.5/Ac3] 
. ((Po/Eo)2 + [(Ei-EoIEo/12L3EiFJ2 
P oc = Output fi ltet' ESR 1 Qsses 
= (1/12)[(Ei-Eo)Eo/12L3EiF]2Rc 
Notice the dependence on switching frequency F in 
equations (3) to (6). 
Frequency-Dependent Source EMI Constraint 
(5) 
(6) 
The frequency-dependent source EM! requirement sketched 
in Figure 2 has a constant peak-current allowance of 
"5" amperes when the frequency is below 2kHz, and 
decreases linearly on a logarithmic scale from 2KHz 
up. The input filter must be designed so that: 
Required attenuation _.' EMf Requirement 
at swit::h i n9 frequency - Fundamenta 1 switch i ng current 
Thus, 
((L2C21L1 Cl ) (2ITF{L]ClJ3 (l /0) - (C2/C, ) (21iF '{lCiI2r 1 
where: 
A = (2Po/aEo) Sin(r.Eo/Eil 
B = [(Ei-Eo)Eo/L3FIiEi][cos(nEo/Ei-
o = R4(Cl /L , )O.5 
Other Input Filter Desion Constraints 
Sin(::Eo/Ei ) 
n Eo/Ei 
(7) 
In addition to source EMI, ,'· ... ,her critical aspects of an 
input filter design incluJ~ its resonant peaking and 
its output impedance. While these characteristics are 
important in determining the audiosusceptibility per-
fOI~ance and the control-loop stability of +he converte~ 
they are normally not specified in the CC;1\il'-ter speci-
fication sheet. However, to ensure that the optimum-
weight power circuit design will be compatible with 
its companion feedback control circuit, the inclusion 
of the self-imposed resonance and impedance characteris-
tics becomes highly desirable. 
In this example, the requit'ement "PE" concerning 
resonant peaking is included ~s a design constraint: 
Output Ripole (9) 
c [ 2 • 2 2 ~] 
_ .1 ( 0) (1) ·~3 Rc E. ri -,..,.--,.- 1-...- ... + 1 OL.3"3 "'i r E (E.-E) 010 
( 10) 
Window Area Constraint 
All inductor windings must ~e accommodated Within the 
physical confine oF'the available core window al·ea. 
rhus, for inductors Ll to L3, 
(NkACk/nFWk)D.5 - Zk!2 + A~·5/2 ::. D, k=l,2 ,3 
(11.12,13) 
Operating Flux Density Constraint· 
The inductor design must not exceed the intended 
operating flux density level. Since inductors Ll and 
L2 only conduct direct current, 
I 
i 
1 
(14,15) 
Inductor L3 handles both dc and ac components, 
The ObJective function f(x,k) in this example is the 
tota[ 1ron. copper. capacitor, and semiconductor 
weight. Since the semiconductor weight is essentially 
fi xed, the fundi on f (x, k) becomes: 
f(x,k) = core weight + winding weight 
+ capacitor weight 
J j 
= E(DI)kAkZk + 4- (DC)kA~·5FckNkACk 
+ :: (DCP)kCk k " 1,2.3 (17) 
Havinq defined all variables x's,constants k's, 
requirements r's, contraints g. '5, and the objective 
function f(x,k), the goal of Jthis design is to solve 
all x's to satisfy each constraint pn:scribed in eqs. 
(1) to (16). and concurrently to minimize the auantity 
specified in eq. (17). 
I 
'j 
Obviously, a prohlem of this complexity is not dlllenable 
to closed-form sol uti ons. The SUMT computer program 
is used to acquire optimum solutions numerically. The 
1 
1 
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proqram contains fourteen pages of Fortran listing dealing mostly with constraints and their first and 
second derivatives with' respect to variables within the constraints. Considering the limited information such a listing can provide without extensive descrip-tive supplements, the program itself is not included here. It is, however, available in Reference [11]. 
Two sets of optimum design results are illustrated in Tab 1 e 1. The difference between them is that des i gn 11 assumes a three-times higher ESR for the output filter capacitor and a five-times more stringent source EMI requirement than those of design !i2. In 
each design, all RLC parameters, the switching fre-quency, the design details of all magnetics, and the 
minimum weight. are collectively achieved in a single computer run which represents minimum component-weight designs. 
Tabl e 1 OlJtimum Converter Component Wei gh.t 
Q2tin:UIfI Deslgn Results 
~ (~<. O. onm. S' O.IA) ~ (R t • o •• ohm. ). 0.5A) 
ZI (eln) 5.10 3.11 
Al fCrr.2; 0.438 0,161 
HI (turns) 40 21 
ACt imn~} 0,775 0.519 
II (tm) 3.86 2.35 
AI (CI1'<' 0.251 o.on 
H2 [tumsl U 12 
AC2 (mil 0.756 0.507 
ZJ (tm) 7.84 5.20 
A3 (cm2 J 0.69' 0.235 
Hl (turns) 46 36 
A;;3 ( ... 2) 1.9 1.21 
11 ("H) 253 53.7 
L2 (_HI 84 17.9 
L3 (.H) 1;2 52.5 
Cl (.F) 89.5 47 
CZ (.FI 30.8 10 
CJ (.F) 710 325 
~1 (mll1tohm) 41.5 20.9 
lIZ (milliohm) 17 .9 9.1 
~3 (mi11ioh~) 25.3 18.3 
'R' (OhlllS) 2.97 0.94 
F [1Hz) 22.0 43.9 
\I {grall1S) 239.5 78.1 
Notice the impact exerted by ESR and source EMI on the two data columns of Table 1. For the same loss cons-traint, every parameter of design #2 is smaller than its counterpart of design #1. The only exception occurs at the analytically-determined optimum switching frequency, where the 43.9 kHz for design #2 is almost t\~ice that of the design #1. As a result, the com-bined magnetics and capacitor weight of deSign #2 is barely one-third of that for design #1. 
The total computer cost per run for a problem of this 
magnitude is generally within the $20-to-$40 range. This compdres favorably with days of suboptimum paper-and-pencil design iterations. 
3.3 Example 3 Ootimum-We;qht Source-Converter System 
In this example, the buck converter shown in Figure I 
l is integrated with a solar-array battery source of 
a known power density(kilogram/watt). The converter 
mechanical packaging weight is also included in the overall design optimization. Since the converter loss is supplied from the power source, and since the con-verter packaging weight (heat sink included) increases with the converter losses, for a given output power it follows that the combined source-and-mechanical-package weight becomes heavier if more converter loss is 
allowed. On the other hand, experience also indicates that the total converter component weight (magnetics and capacitors) tends to diminish with more allowable losses. Consequently, for a given output power as 
well as a given source density and packaging density, there must exist an optimum converter efficiency at 
which the combined system weight including power 
source, converter packaging, and converter component, is at its minimum. The objective of this example is to identify numerically such an optimum efficiency. The minimum efficiency requirement "e" used in Example 2 for component weight optimization only thus is no longer a design constraint. Instead, the efficiency becomes an unknown variable in this example. 
Comparing this example to Example 2, the differeQt formation of design variables, design constants ,per-formance requirements, and the objective function are 
as follows: 
• Efficiency "e" becomes a variable in addition to the twenty-three variables listed in Example 2. 
• Two more design constants, KS and KH, for source and packaging densities respectively (in kilo-grams per watt), are added to the twenty-eight 
constants shown in Example 2. 
• Efficien('y "e" is no longer a performance 
requirement. All other requirements in Example 2, however, remain applicable to this example. 
• The loss constr~int used in Example 2 is elimi-
nated. The sum of a~l losses, i.e., the quantity 
: P = Pif + Pt + Pd + Pofi + Poc 
is being used in this ex~mple as part of the n~w objective function. All oth~~ constraints in Example 2 remain effective in this example. 
• The new objective fUnction for this example is: 
W = Core Weight + Winding Weight 
+ Capacitor Weight + Source Weight 
+ Packaging Weight 
r (DI)kAkZk + 4 ~(DC)kA~·5FckNkAck 
+ ~ (DCP\Ck + (Po + ~: P)(KS) 
+( :;Pj(KH), k = 1,2,3 (18) 
Since (r P) is shown in Example 2 to be a fUnction of multi~le factors; 
rP = fUnction of (Nk,Ak"\k,L3,l3,F,Rc) , k=I,2,3 
( 19) it can be seen that, after all variables are numeri-
cally identified by SUMT, the term ( "P) can be 
calCUlated to reveal the particular converter efficiency that will produce a minimum combined source-converter weight. 
c. 
ij 
V 
t 
Again. the detailed computer programming for this 
problem is avail~ble in Reference [11]. Numerical 
values for design constants and performance requirements 
are identical to those used in design 11 of Example 2. 
Two sets of optimum design results for minimum system 
weight are illustrated in Table 2. The difference 
between them is the different source dens ity "KS" and 
packa9ing density "KH" assumed. 
Table 2 Optimum Source-Converter System 
Q!!.!.9.!!..!!. Outgn .1 
(~ • D.CES <9;.) lKS • 0.0163 (9/.) 
:rh • 0.065 ~91.1 I~' a.om XgM 
Z1 Ie.) •• ~8 4.63 
~1 (til 0.113 0.360 
HI It"",,) 25 3S 
ACl !:rr.~t 1.13 0.101 
Z< (em) J.19 Ml 
A2 ie .. 1) ~.Z3a 0.201 
HZ (tum,) 14 20 
AC2 ! ... ~) Un 0.101 
1l (em) 1.81 6.51 
A3 (em'! o.m 0.51· 
NJ (turn,) AJ 40 
Ael jmZ I c.6 I.Sa 
11 (..H) 154 leS 
l2 (.H) 51 62.? 
lJ {.Ml 101 lU 
(1 ("Fl III lOS 
C2 (.F) 19 IS 
b (,F) 1346 1015 
Rl (mtl1iohml lB.3 l' 
Rt (~llllon.l a.l 11 
Rl ( .. nl,omo) 13.J '!Z.s 
At IOhM) o.al ~.99 
F (kH,) 22. \ 22.2 
W (kg) 1.562 2.161 
Eft. r,) 94.12 93.6 
Several impacts exerted by different KS's and KH's 
are noted: 
• As expected, a decrease in kg/w of source and 
package densities from design 11 to design N2 
allows more loss in design ~2 to achieve an 
optimum-weight system. The converter efficiency 
for such a system is reduced from 94.1~ of design 
#1 to 93.6% of design #2. The 94.1% efficiency, 
incidently, represents nearly the maximum possible 
efficiency consistent with the various 10ss-
reI a ted des i gn constan ts specifi ed in Example 2. 
The most influencia1 design constants limiting 
the efficiency achievable are transistor and 
diode conduction drops in conjunction with the 
required output power and voltage levels. 
• For a four-to-one reduction in source density. 
the optimum efficiency only decreases from the 
approximate maximum limit of 94.1% by O.5~. Since 
the l'ealistic source density (including source 
and source conditioning) currently available is 
in the proximity of that used in design #l, it is 
not surprising that the system deSigner has 
currently placed the highest emphasis on obtaining 
the highest converter efficiency possible. 
4. Needed Improvements on Uesign Optimization 
While a practical design optimization approach has been 
successfully demonstrated to solve ;'ather complex 
problems, it ;s not the intention of this paper tu 
pa int an over-s imp 1 ifi ed pi cture concern; ng power 
converter design optimization in general. 
To start with, one must realize that an optimization 
is generally associated with physical phenomena. Thus, 
the deSign optimization is of practical value only 
when there exists an accurate understanding of the 
physical principles and mathematical models upon Which 
the design constraints and the design constants all 
depend. Since weight and loss generally are used ~s 
power-converter optimization criteria, knowledge of 
power-device weight-loss characteristics is thus a 
prerequisite to a successful optimization. Of these 
characteristics, the more important ones are: 
• The accurate core-loss data ~s a function of 
the s\~itch i ng frequency and the asymme tri ca 1 
rectangular-waveform excitation 
• The "effectlve resistance" of magnetic windings 
in high-frequency, high-current applications 
• Anar.ceptable semiconductor switching-loss profile 
for power transistors and diodes in a given 
magn'"ti cs-semi conductor powel'-ci rcuit confi gura-
tion, and the likely impacts ex~,ted by the 
conl\1only-used means of energy recovery on 
switching losses. 
These characteristics, at the present time, are in-
sufficiently defined. Considering that they are 
needed in the day-to-day design effort without any 
excursion into the realm of optimization, b~tter 
understanding of component benavior must be regarded 
as a necessity that is lon!) overdue. Without fUrther 
knowledge of these c~aracteristics. the selection of 
the optimum switching frequency, which is the most 
important parameter in power converter design and 
weight-loss tradeoff, will continue to be determined 
empirically. Since the optimization results are 
as accurate as the participating design constants 
and constraints, the design optimization approach 
thus brings into sharp focus the pressing need for 
knowledqe of these characteristics . 
Furthermore, since most practical powel' converter 
optimization problems are sufficiently complicated to 
defy closed-form solutions, the availability of power-
ful and fas't-convergent nonlinear programming algori-
thms is indispensable. However, no general-purpose 
algorithms can be expected to cope with specialized 
nonlinear power converter problems. The SUMT used in 
the examples performs w~l1 in the presence of good 
s ta rti ng guesses of vari ab 1 es for cons tra i.n ts whos e 
partial derivatives with respect to all variables are 
well behaved. On the other hand, the guarantee that 
it "almost always conver!)es" is not inherent in SUMT, 
nor is it expected from other algorithms in the fore-
seeable future. Consequently, the development of 
dedicated computer optimization routines for ~ given 
class of power converters I'Iill likely be com", a highly 
specialized yet essential research. 
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5, Conclusions 
A practical power converter design optimization 
approach is proposed in Section 1, and its implementa-
tion is discussed in Section 2. Through three practi-
cal engineering design examples given in Section 3, the 
approach is demonstrated to greatly facilitate 
several endeavors heretofore regarded as difficult or 
unattainable: 
(1) It allows a cost-effective optimum design for a 
power component or a complete power converter, 
down to the component level. The design includes 
the identification of the optimum switching fre-
quency and detailed magnetics dasign parameters 
Not only meeting all power-circuit related per." 
fomance requirements, the optimization of either 
the weight, the loss, or any other realizable 
entity of a power converter can be aChieved. 
(2j The design takes into account the interdependent 
nature of the various functions within a power 
converter (e.g., the impact of output-filter para-
meters on the input-filter design). The total 
computer cost for a complete power circuit desiqn 
is within the $20-to-$40 range, I"hich comoares 
favorably with days of suboptimum, piecemeal, 
Iland- i tera ted des i gil effort. Sav; ngs in both 
design and development cost are thus achieved. 
(3) It provides a fast and accurate weight-loss trade-
off as well as a means for ready assessment of the 
impact of a given requirement or a particular 
component char~cteristic ory an optimum design. 
(4) It can assist the power syst~~ designer to conceive 
the optimum system confi gut·ati on and the propel' 
converter specifications to achieve an overall 
optimum system, thus setting the stage for a more 
"scientific" design approach not relying heavily 
on subjective judgements. 
Proper fosterin9 for power-converter design optimization 
takes the form of accurate dev; ce 'characterfzati ons and 
dedicated programming developments. These needed 
improvements are briefly outlined in Section 4. 
The importance of identifying an optimum design among 
all designs is underscored by the fact that, all 
ether performances being equal, the design that IS 
best ·i n d speci fi ed sense is the ani! usua lly preva il 5 • 
Howtwer, be; ng extremely ha rdwa re oriented and forever 
engrossed wi th necessary eVils such as "schedule" and 
"cost", a power converter des igner often cons iders the 
desi9n tasks successfully fulfi11ed even though the 
design itself may be, knowingl'l or unwittingly, quite 
"suboptimum". With the advent of high-speed computers, 
applied optimization has become increasingly popular in 
practically all engineerinq disciplines. It is for the 
promotion of this trend in the field of power-converter 
design that the cost-effer.tive optimization effort 
reported herein is striv~d. 
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APPENDIX Q 
SAMPLES OF COMPONENT DATA COMPILATIONS 
In this appendix, data bases for (l)Foil Tantalum Polarized Capacitors, 
and (2) Copper Wire Sizes, are illustrated as samples of data compilation. 
Q.l DATA BASE FOR FOIL-TANTALUM POLARIZED CAPACITORS 
The DB for foil-tantalum polarized capacitors is given in Table 1. 
Each row represents information for a given capacitor that is commercially' 
available. Major headings of this table are discussed as the following. 
VDC Rating (V) 
This represents the temperature-dependent dc voltage rating of the 
capacitors in volts. For T ~ 85°C, the ratings under the 85°C column 
apply. In most PPS applications, the maximum temperature specified is 
either 85°C or 125°C. Obviously, if the specification is 125°C, then 
the reduced ratings under the 125°C column prevail. 
Capaci tance (]1F) 
The capacitance in micro-farad for each capacitor is listed for low, 
nominal, and high temperatures. The ~acitance at 25°C (room temper-
ature), along with the de voltage rating for a specified temperature, 
are the key indices in locating a commercial parts. For example, a 
certain DOS run has identified that the dc voltage needed is 68V and the 
capacitance needed is 51]1F. The temperature range, say, is specified to 
be between -30°C to +85°C. Then, one determines 75V-capacHor is re-
quired for it is the voltage level that is higher than 68V. We don't 
want to overkill by using 100,150, or 200Vcapacitors, for they are 
generally heavier and more bulky. Having decided on 75V, one looks for 
the minimum capacitance at -30°C to be larger than the 51]1F calculated. 
From Table 1, the 75V, 100]1F capacitor then emerges as the best choice 
among commercially-available parts. 
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Often, the DOS run would demand a capacitance that cannot be satis-
fied by a single capacitor. For example, instead of 5111F, the DOS may 
identify a value of 15111F. When that happens, three 75V, 1001lF capacitors 
in parallel will have to be chosen in order to achieve a minimum of 
3 x 60 = lBOllF > 15111F at -300C. 
Case Size 
The case size of capacitors represents their physical dimensions. 
For foil-tantalum capacitors, there are four different case sizes. For 
reasons beyond me, case 4 is the smallest size, case 1 is larger than 
case 4, case 2 is larger than case 1, and case 3 is the largest. They 
all take the tubular form: 
Length (cm/i n) Diameter (cm/in) 
Case 4 2.70/1.062 0.754/0.297 
Case 1 3. Bl/1. 500 0.993/0.391 Case 2 5.55/2.1B7 0.993/0.391 Case 3 7.14/2.B12 0.993/0.391 
This information should be stored somewhere, and should be made readily 
available upon user's request. 
Wei ght (grm) 
This column gives the weight of each capacitor. Notice that i 
is only a function of the case size. The larger the case size, the 
heavier is the weight. 
IRMS (A) 
This is the RMS current rating for each capacitor, in amperes, at 25 °C d t f 
an a curren requency of 0.05kHz. For other temperatures and 
frequencies ,the correction factors are prescribed by the following 
equation: 
AC Current Rating = (IRMS)(1.175-0.007T)(2.753F l/ 3) (1) 
Where (IRMS) is shown in Table 2, T in °C,and F in kHz. For example, 
at B5°C and 10kHz, the AC current rating for the first-row capacitor 
would be: 
AC Current Rating = (O.42)(1~175-0.007xB5)(2.753X10l/3)= 1.43_A 
- -
, 
r 
I, 
I 
I 
I 
c, 
t 
t 
t 
\. 
5i nce the operati ng frequency can be di fferent for di fferent DOS applications, it is impossible to present the ac current rating of a given capacitor in Table 1. Consequently. equation (1) must be invoked every ti me to provi de the capaci tor current rati ng fot' each capaci tor in a given application. 
ESR (Ohms) 
ESR is the abbreviation for "Equivalent Series Resistance." It is of vital importance in all aspects of performance. It is again a function of temperature, being much hi gher at low temperatures. The capacitor manufacturers are rather uncolllnitta 1 ; n the; r assessment of E5R. As a result, the ESR values presented in Table 1 are by no means final. Using manufacturer's data, the ESR I S for all capacitors at a gi ven tetnperature are i dent; ca 1" 
MIL-Spec 
This column shows the military specifications governing these capacitors. Most of these specifications do not concern the DOS (e.g., humidity, lead length, etc.). 
Q.2 DATA BASE FOR WIRE SIZES 
The American Wire Gauge (AWG) will be used as the -wire size standard. The wire area is expressed both in circular nrlls and in (millimeter)2 to facilitate users of different prefert_~~ces. tlie-'-.! resistance per length, expressed in milliohms per meter, is expres~ed for three different temperatures covering -30 DC, +25°C, and +lOODe. Calculation of different pet'formances will require the use of mi11 iohmsl meter at different temperatures. For worst-case loss eval uati on, \he., ! lOODC-data wi 11 be used. However, for performance such as dampi ng factor of the filter, the opposite low-temperature data will be used.' 
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Table 1 
DIIEHSJ!JI 
Length !Oft/ln) OIl_fer !Oft/ln) 
Data Base for Foil Tantalum Polarized Capacitors 
IiEJGIfT (po) JItII) AT es·C(A) 
~ ~ .!!. .!Q. ~ 1L 100 
JItII) AT 1ZS·C (A) 
1J!....!!..12....~~~1L~ 
15 10 37 40 55 75 82 3.81/1.500 0.993/0.391 8.0 1.44 1.82 2.08 2.29 2.47 2.82 3.11 0.75 0.94 1.07 1.18 1.28 1.46 1.61 
25 15 20 24 40 76 lOS 2..70/1.062. 0.754/0.297 3.5 0.48 0.61 0.69 0.76 0.82 0.94 1.04 0.25 0.31 0.36 O.~ 0.43 0.49 0.54 
25 15 50 60 100 190 .262 3.8111.500 0.993/0.391 8.0 1.00 1.26 ,1.44 1.58 1.71 1.95 2.15 052 0.65 0.74 0.82 0.88 1.01 1.11 
3-? 20 54 60 85 110 117 7.14/2.812 0.993/0.391 17.5 2.61 3.29 3.77 4.15 4.47 5.12 -5.63 1.35 1.70 1.95 2.15 2.31 2.64 2.91 
~ Zry IS? lnO JiJ!.' 570 920 7.,4/2.812 0.993/0.391 17.5 2.58 3.25 3.n 4.10 4.41 5.05 5.55 1.33 1.68 1.92 2.12 2.28 2.61 2.87 
50 ~O 3.8 4 8.3 2.70/1.060 0.754/0.297 3.5 0.38 0.48 0.55 0.60 0.65 0.74 0.B2 0.20 0.25 0.Z8 0.31 0.33 0.;)8 0.42 
50 30 9 11 18 >4 40 2.70/1.060 0.754/0.297 3.5 0.31 0.39 0.45 0.49 0.53 0.61 0.61 0.16 0.20 0.23 0.25 0.27 0.31 0.>4' 
50 30 12 14 20 2B 30 3.81/1.500 0.993/0.391 8.0 0.89 1.13 1.29 1.42 1.53 1.15 1.93 0.46 0.58 0.67 0.73 0.79 0.91 1.00 
50 30 24 28 40 55 60 5.55/2.187 0.993/0.391 13.0 1.58 1.99 2.28 2.51 2.71 3.10 3.41 0.82 1.03 1.18 1.:11 1.40 1.61 1.76 
SO 30 24 28 47 89 106 3.81/1.500 0.993/0.391 8.0 0.~5 0.82 0.94 1.04 1.1Z 1.28 1.40 0.>4 0.43 0.49 0.54 0.51 0.66 0.73 
sa J(l 76 90 150 285 394 5.5512.187 0.993/0.391 13.0 1.44 1'.82 2.08 2.29 2.47 2.83 3.11 0.75 0.94 1.08 1.19 1.28 1.46 1.61 
75 50 6.5 12 23 24 2.70/1.060 0.754/0.291 3.5 0.28 0.35 0.40 0.44 0.47 0.54 0.59 0.14 0.18 0.21 0.23 0.24 0.28 0.31 
75 50 7.5 15 28 >4 3.81/1.500 0.993/0.391 8.0 0.41 0.52 0.60 0.66 0.71 0.81 0.90 0.21 0.27 0.31 0.34 0.37 0.42 0.46 
75 50 17 20 33 63 74 3.81/1.500 0.993/0.391 8.0 0.55 0.69 0.79 0.87 0.94 1.08 1.19 0.28 O.lIi 0.41 0.45 0.49 0.5Ii 0.61 
75 50 24 30 40 50 55 7.14/2.812 0.993/0.391 17.5 1.79 2.23 2.58 2.84 3.06 3.50 3.85 0.93 1.17 1.33 1.47 1.58 1.Bl 1.99 
75 50 24 28 47 89 123 3.81/1.500 0.993/0.391 8.0 0.65 0.82 0.94 1.04 1.12 1.28 1.41 0.>4 0.43 0.49 0.54' 0.51 0.65 0.73 
75 50 39 42 70 120 137 5.55/2.187 0.993/0.391 13.0 1.03 1.:11 1.49 1.64 1.7& 2.02 2.ll 0.53 0.67 0.77 0.85 0.91 1.04 1.15 
75 5' 72 .eo 100 175 195 5.55/2.187 0.993/0.391 13.0 1.20 1.52 1.74 1.91 2.06 2.36 2.59 0.62 0.78 0.90 0.99 1.06 1.22 1.34 
100 65 13 15 25 37 42 3.81/1.500 0.993/0.391 8.0 0.52 0.65 0.74 c.a2 0.33 1.01 1.11 0.27 0.34 0.38 0.42 0.46 0.52 0.57 
10' 55 28 30 50 75 85 5.55/2.187 0.993/0.391 13.0 0.86 1.08 1.24 1.37 1.47 1.68 1.85 0.44 0.55 0.64 0.71 0.76 0.B7 0.96 
100 65 38 45 75 130 141 7.14/2.812 0.993/0.391 17.5 1.24 1.56 1.19 1.97 2.12 2.42 2.67 0.64 0.81 0.92 1.02 1.10 1.25 1.38 
ISO 11)(1 1.2 1.5 2.5 2.8 2.70/1.060 0.754/0.297 3.5 0.21 0.26 0.:11 0.33 0.35 0.40 0.44 o.n 0.13 0.15 0.17 0.18 0.21 0.23 
150 100 2.2 4 6 6.7 2.70/1.060 0.754/0.297 3.5 0.14 0.17 0.20 0.22 0.24 0.27 0.:11 0.07 0.09 0.10 0.11 0.12 0.14 0.15 
15' 100 5 10 15 17 3.81/1.500 0.993/0.391 8.0 0.31 0.39 0.45 0.49 0.53 0.61 0.67 0.16 0.20 0.23 0.25 0.27 0.31 0.34 
15' 100 7.5 15 29 34 3.81/1.500 0.993/0.391 8.0 0.38 0.48 0.55 0.60 0.65 0.74 0.82 0.20 0.25 0.28 0.31 0.33 0.38 0.42 
150 100 14 15 25 47 49 5.55/2.187 0.993/0.391 13.0 0.62 0.78 0.89 0.98 1.05 1.21 1.33 0.32 0.40 0.46 0.51 0.55 0.63 0.69 
150 100 17 20 33 '6Z 75 5.55/2.187 0.993/0.391 13.0 0.7Z 0.91 1.04 1.15 1.24 J.41 l.S6 0.37 0.47 0.54 0.59 0.64 0.73 0.80 
150 100 24 28 47 ~ 107 7.14/2.812 0.993/0.391 17.~ 0.99 1.26 1.44 1.58 1.71 1.95 2.15 D.5] 0.65 0.74 0.82 0.89 1.01 1.11 
200 150 I 1.2 1.5 1.8 2 2.70/1.060 0.754/0.297 3.5 0.17 0.22 0.25 0.27 0.29 0.34 0.J7 0.09 0.11 0.13 0.14 G.IS 0.17 0.19 
200 150 6.5 7 10 12 )3 5.55/2.1B7 0.993/0.391 13.0 0.83 1.04 1.19 1.31 1.41 1.62 1.78 0.43 0.54 0.62 0.68 0.73 0.84 0.92 
200 ISO 9.6 11 15 18 20 7.14/2.812 0.993/0.391 17.5 1.14 1.43 1.64 1.80 1.94 2.22 2.45 0.59 0.74 0.85 0.93 1.00 1.15 1.26 
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Table 2 Data Base For Wire Conductors 
Wi re Si ze AWG Wi re Area Resistance/Length ( m; 11 i 0 hms / me te r) 
Cir Mil (nl11)2 -30a C +40°C lOO°C 
r 8 18010 9.127 1.67 2.18 2.67 9 14350 7.272 2.11 2.75 3.37 
r 
10 11470 5.812 2.66 3.47 4.25 j 11 91SS 4.641 3.35 4.38 5.36 12 7310 3.704 4.22 5.52 6.75 
13 5852 2.965 5.32 6.96 8.51 
14 4679 2.371 6.71 8.77 10.7 
r 
15 3758 1.904 8.46 11.0 13.5 
16 3003 , .522 10.7 14.0 , 7. 1 
I 17 2421 1.227 13.4 17.6 21.5 18 1936 0.981 16.9 22.1 27.1 19 1560 0.791 21.4 28.0 34.2 
20 1246 0.631 26.9 35.2 43.0 
21 1005 0.509 33.9 44.4 54.3 
22 807 0.409 43. 1 56.3 68.9 
23 650 0.329 53.9 70.5 86.3 
1 24 524 0.266 68.2 89.2 109 25 424 0.215 85.9 112 137 
26 342 0.173 109 143 175 ] 
27 272 0.138 137 179 219 t 28 219 0.111 173 227 277 
29 180 0.091 216 283 346 I 30 144 0.073 275 360 440 31 117 0.059 347 454 556 
32 96 0.049 431 563 689 l 33 77 0.039 547 715 874 34 61 0.031 694 908 1110 35 49 0.025 879 1149 1405 I 
.... 36 40 0.020' 1102 1441 1762 J 37 33 0.017 1361 1779 2176 
1" 38 26 0.013 1723 2252 2754 
t 
39 20 0.010 2250 2942 3598 
40 16 0.008 2870 3752 4588 
,." 41 13 0.007 3516 4597 5622 
42 10 0.005 4410 5765 7050 
U 43 8 0.004 5596 7447 9106 44 7 0.004 6891 9010 11018 
r 
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APPENDIX S 
DATA BASE MANAGEMENT COMMON DATA AREA (DBMCOM) 
DBFNR Data Base File Number 
DBTF Data Base Table File 
SETNAM Set Name 
.RECNAM Record Name 
IT~AM I tern Name 
DBIERR Data Base Error Code 
DBKEY Data Base Record Key Identifier 
DBARY Data Base Array 
.DBRA Data Base Record Area 
DBFSW Data Base Function Switch 
DBNBUF Data Base Number of Buffers 
DBFUNC Data Base Function 
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ABSTRACT 
Effort of a NASA-sponsored, computer-based 
program on »Modeling and Analysis of Power Pro-
cessing ,Sys!ems'.t is repor!ed. The overall pro-
gra~ obJect1ve 1S to prov1de an engineering tool 
to reduce the design, analysis and development 
ti~e, and thus the cost, in achieving the re-
qU11'ed performances for power processing equip-
ment and sys tems. Program structures, and desi gn/ 
analysis examples are given to i11ustrate the . 
prog.-am I s util ity in power and control c; rcu; t 
design, perfo,'mance analysis, and design 
optimization. . 
1. INTRODUCTION 
Electric power processing technology is a 
rather complex field encompassing disciplines of 
power convers i on and control e 1 ectroni cs, ilJagneti cs , 
and analog as well as digital signal processing. 
However, primarily due to its rapidly-eVolving" 
nature and its preoccupation with hardware pro-
duction, the technology development has been 
hampered by the lack of vigorous modeling, analy-
sis, design, and optimization techniques. As a 
result, heavy reliance on empirical and intuitive 
methods has become the necessary ingredient in 
power processing equipment designs. Needless to 
say. such inadequacies inevitably lead to penalties 
involving equipment performance, weight, reliabi-
lity, and cost. In view of (1) the forthcoming 
needs for use of considerably higher level of 
pO\~er in futUre missions, (2) the preVailing trend 
of eq u1pment stand~rdization which must rely on an 
analysls-based deslgn, and (3) the ever-increasing 
sensitivity on equipment cost, in \'1hich brute-force 
and single-minded power processing techniques wO(lld 
only result in more severe penalties than those 
suffered today, the pressing need for power pro-
cessing modeling and analysis cannot be over-
emphas i zed. 
To fulfill such a need, a program entitled 
"Modeling and Analysis of POI'ier Processing Systems 
(MAPPS)tI, is described in this paper. Being a 
long-range program, it is currently at the conclu-
sion of the initial Phase II effort. Phase I of 
the program addressed the formulation of a methodo-
logy for the MAPPS approaches [1]. In the initial 
* 
Phase II, certain selected approaches were im~le­
mented through computer-based subprograms dealing 
with design, analysis, and optimization at the 
equipment level. To provide the basic coordination 
for the various subprograms, the framework of an 
expandable Data Management Program is also com-
pleted within the initial Phase II. 
In the following sections, commonly-used 
power processing terminologies are defined first 
to avoid later ambiguity. MAPPS subprogram cate-
gories and their specific objectives with respect 
to analysis, design, and optimization are next 
described; examples are provided to illustrate 
each subprogram category. Fo 11 owi ng a short 
introduction of the ~a~a management program, the 
eventual MAPPS capab111ty and its future are 
concluded. 
2. COMMONLY-USED TERMS AND MODELING/ANALYSIS 
OBJECTIVE 
Certain basic terms frequently used in this 
paper are summarized as the following to facilitate 
terminology clarification: 
Component: 
Circuit: 
Equipment: 
System: 
Electronic parts such as mag-
netics, capacitors, semi-
conductors, etc. 
A combination of electronic 
circuits to perform a given 
fUnction. Examples are input 
filter, output filter. feed-
back amplifiers, etc. 
A black box containing many 
components to sati s fy certai n 
s~e~i~ied input/output compati-
b111t1es. Examples are line 
regulators, dc to dc converters, 
etc. An equipment can be divi-
ded into the power circuit and 
the control circuit; the former 
processes the power flow from 
input to output, the latter 
controls the power flow. 
A combination of multiple equip-
ment aimed to fulfill source/ 
load power processing applica-
tion in a spacecraft. 
This wor~ lVas 'performed under NASA Contrace NAS3-19690, "Modeling and Analysis of Power ProceSSing 
SYstems, by 1 RW Defense and Space Sys terns, Redondo Beach, Ca 1 i forni a, for NASA Lewi s Research Center. 
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Pel'formance: 
Design: 
Analysis: 
Design 
Optimization: 
Performance 
Requi rements: 
(Control-
independent) 
Performance 
Requirements; 
(Control-
dependent) 
Steady-state or transient be-
havior of the equipment or 
system. 
Conceive a scheme for equip· 
ment or system to meet a 
given set of performance 
requirements. 
Analytically/numerically deter-
mine the performance of a 
given design. 
To design equipment or system 
and concurrently to minimize 
a defined quantity (such 
as weight or loss). 
These requirements are closelY 
associated I'lith the power cir-
cuit design: 
• Source EMI 
• Output Ripple 
• Weight 
• Loss 
• Input/Output Voltage Levels 
• Load POI~er . 
These requirements are closely 
associated with the control 
circuit design: 
• Stabil ity 
• Attenuation of Source 
Disturbances 
(audiosusceptibility) 
• Response to Load 
Disturbances (output impedance) 
• Response to Step Line/Load 
Changes 
• DC Regulation 
Based on these defined terminologies, the 
MAPPS overall objective is to provide the engineer-
ing tools to reduce the design, analysis, and 
optimization time, and thus the development time 
and the cost, in achieving the requit'ed performances 
for pOl'ler process i ng equi pment and systems. 
3. MAPPS MAJOR SUBPROGRAMS 
The four major MAPPS subprograms, designated 
as Design Optimization (DOS), Control Design (CDS), 
Performance Analysis (PAS), and System Analysis (SAS) , are described. in Table 1. 
For detailed information regardlnq contents 
of Table 1, the readers are referred to reference 
[2J. to be published in Fall. 1977. The Data Man-
agement Program mentioned in Section 1. which co-
ordi nates the user interfaces for all subprograms, 
will also be treated thoroughly in [21. . 
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In this paper, each subprogram will be repre-
sented by key examples illustrating the utility 
and the effectiveness of the subprograms. While 
they are inherently computer-based, the design 
requirements and the analytical fOllndation leading 
to the fOl'mulation of the particular subprogl'am 
are present to supplement the numerical demonstra-
tion of the analytical results. 
4. DESIGN OPTIMIZATION SUBPROGR~M (DOS) 
As previously stated, the utility of the 
design optimization is that it will not only pin-
point the detailed equipment deSign to meet given 
performance specifications, but also achieve the 
minimization of a certain eqUipment characteristic 
deemed desirable by the designer. Simply stated, 
the task is to minimize an objective function 
f(x,k), subject to design constraints gj(X' k, r)=O. 
Here, x = (X l ,x2, ... xn)T is a n-dimensional 
vector representi ng ci rcui t parameters to be de-
termined. Examples of x include the values of 
R. L, and C, the operating frequency, and the de-
sign details of magnetic components including the 
effective core al'ea, the mean core length, the 
permeability, the wire size, and the number of 
winding turns. 
The k's represent various constants known 
from common kn 01'1 1 edge or des i gner' s experi ence. 
Examples include copper resistivity, core and 
winding densities, core window fill factor, satura-
tion flux density, capacitor energy-storage 
capabilities, etc. 
The r's are performance specifications which 
the optimum desigrl must meet. Examples include 
filter attenuation, output ripple amplitude, 
maximum weight, minimum efficiency, source Em, 
etc. These requirements are usually prescribed 
to the equipment designer by someone presumably 
knowledgeable in the entire power system. 
The function f(x,k) is the particular eqUip-
ment characteristic to be optimized. Examples 
include the total weight, the t()ta'\ loss, the 
figure of merit of a specific d!~sign, at any 
other preferable design quantity such as reliabi-
1 ity and cost. 
Equation g.(x,k.r) = 0 represent a total of 
"j" constraintsJrelating x, k, and 'r~ For example, 
one of the equations may relate the filter attenu-
ation required at a given frequency to the RLC 
fil ter parameters, and a second equati on may 
relate the sum of all losses to the required 
efficiency. The number of constraints will be 
sufficiently large to allow all reqUirements "r" 
and all constants Uk" to be integrated into 
governi ng the design of a 11 ci rcuit parameters 
"x". Consequently, solutions acquired for equa-
tions g.(x,k,r) = 0 to minimize the objective 
functio~ f(x,k) would authentically portray a 
detailed optimum design, down to the component 
level, in accordance with the performances and 
the optimization objective specified. 
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TABLE. 1. SUBPROGRAM OESCRIPTlO
tlS 
IS 
-
DESIGN OPTlMIZAHnN SUBPROGRAM
S CQNTROL DES [GN 'SIJBPROGAA
MS PERfORMAtiCE AIlAlYS
IS SUBPROGRAMS SYSTEM ANA
LYSIS SUBPR~G 
Of SCRIPTION 
(DOS) 
(CDS) 
(PAS) (SA
S) 
B.slc: Power Circuit 
Oesign Including Con
trol Circuit Oesiqn to meet 
Reoulator performance analysi
s Optimum system configur
ation 
Objective OptlmUII Switching fro
quency specified 
regulator performances for
 a given power and control 
and propagation of large-
Selection 
cl rcui t des ign. 
signal disturbance w!thin I 
syltem, 
-
Uti! i ty A 110" one to co
nceive a power Allo
w one to perform a contrl>l-
All"" one to predict contral-
To provide. power processing 
component or- a power circui t 
circuit des Ian based on a give
n dependent performance c
haracter- syst." 'desIgner 
with proper 
design to meet all control-
set of control-dependent per-
inics of a qiven equipment 
deSign and tradeoff tools. 
independent performar1ces, and 
formance soecifications. The 
design. By necessity. standar
dized thus minimizing the nee
d for 
concurrently optl"ize a certa
in power circuit des i
an and the (:ont(ol .. (i rcui
t t:onflt:lurat ions, subjective bias 
from the 
design Quantity deemed as oarticu-
swltchlnn frequency are assum
ed in,ludinq both s;nole an
d multiple- system designer 
by providing 4 
lady desirable by the des;gM
r. niven. perhaps from t
he DOS loop conttol co
ncepts, are used cOl111lon l
inkage between the 
The quantity can be weight. l
oss. applications, 
for PAS, 
system engineers and equipment
 
or any nther physically-real i
zabl. 
design engineers, 
entity. _ ....... -
D.sl9ftl • Hagne
t;cs components • 
;ingle-looD control 
I Contfnuous freQuenc.y dom
ain a Sys tern coM I gura t
i on 
Analysis • Circui
ts • 
Multiple-loop control 
analysis and its worst case
 design inclJ,Jolng 
source" 
c.hgode. • Equi
oment 
I Discrete time domain ana iy
sis energy storage an
d power 
• Discre
te lime domain cast-
processinq equipment 
effettive Simulation • 
Dvnallilc i ntra-sys tem 
; nteract ions 
--
---
---
_. 
PIojor Fast convergence of o
ptimizaLion Provide toncise 
desiqn ouide- llD
IIE Extrem
e complexity of a 
Difficulty in routines. 
lines for a c()ll1ple. reoulator 
complete power process log 
Subprogrlll 
with ~ligh-o)'der inputloutput 
syst'!lt\. 
IlIIplelMntltion 
filters and loop cOOlpensation.
 
. 
Initial • Implem
ent inductor and trans- • 
Buck s"aching regulator • 
EstabliSh analytical/computa- • 
Complete a aesign for 
Phase II former d
eSl\'m optiMization 
control circuit deSign uslnq 
tiona 1 tools for all above 
source .. requlator system 
Accomp Ii sh- • Implem
ent input filter design 
standardized amplifier 
cateqones • 
Demons tl'd te a cos t-
ments 
compensation • 
Implement th,'ee PASs for 5in~l
e- effective tiftle·don'din
 
optimization 
• Im
plement buck switching regu-
I Ready to incorporate mult
iple and multinle-loop co
ntralled Sic"ldtJon 
for a 12th 
lator desiqn opti",lzatlon 
loop control-circuit design 
converters ~ 
order sys tePl. 
currently In proaress through
 
other R&D prograllls, .--
----
-
Eventual Optimum design
 and switching-
Accurate and cost-effective
 A "IO"C "Scien
tific" system 
Reduction of I1bench .. design" 
Exo.ctatlon frequency s
election. Including e
ffort during breadboard stag~,
 equipment control-depende
nt design and allJ
lysis approach 
values and ratings of a 11 Dow
er 
reldtlve to the Ilresent 
In the limit. achieve confiden
t perfOfmancC' tlredicatio
n in(,1ud\I\Q 
and magnetic COf'lPonents, fo
r all 
commonly-used pDwer-circui 
t 
d~siQn without breadboarding. 
confi qurations. 
From the foregoing description.
 the key to 
implementing the deSign optimiz
ation rests on 
suitable mathematical or compu
ter techniques that 
can be used to solve the ~imult
aneous constraints 
and concurrently minimize the o
bjective function. 
However. only few problems with
 rather simplistic 
nature can be solved in closed 
form, using tech-
niques such as Lagrange Multip
liers [3,4]. 'Most 
larger. problems arising from p
ractical applica-
tions are sufficiently complic
ated that, to iden-
tify their optimum solutions~o
ne has to resort 
to computational means. 
In the initial Phase II, the fo
llowing five 
DOS's have been successfully im
plemented: 
. 
I 
_I Optimum weight inductor/transformer 
i design, with loss constraint g
iven. 
I 
.1 Optimum weight inductor/transformer 
design, with wire size given. 
• Optimum loss inductor/transfo
rmer 
design, with weight constraint 
given. 
wars t .. case. 
state-of .. the-11rt. 
• Optimum weight input filter 
design. 
• Optimum wei ght buck s·,~itchi n
g regu 1 ator 
design. 
The first and the last subprogr
ams are given 
here as illustrative examples. 
Using the method of lagrange M
ultipliers, 
the closed-form solutions for t
he first example 
have been presented [4J. The sol
utions prescribe 
a minimum-weight inductor desig
n through core area 
A, core length Z, number of tur
ns N, permeability 
U, core co 1 un Ie AZ. conductor a r
ea AC, and mi ni mum 
wetght W. These parameters, in
 turn, are expressed 
as f~nctions of the copper den
sity ~C, the iron 
density 01, winding pitch facto
r FC. window fill-
ing factor FW, resistivity RHO, 
loss constraint P, 
flux density BS, peak winding c
urrent IP, and the 
needed inductance L. Tnese clo
sed-form solutions 
are implemented into a compute
r-based subprogram. 
Upon executing the subprogram o
n a remote terminal, 
the computer will provide the f
ollowing printout 
of instruction for an uninitiat
ed user: 
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THI: OEUEfTlVE OF THI': PPOGPt'11't IS TO r'EPF'oF:~1 AN 
OPT UlliN 1,IElI3HT 1IIO'";TOR DE': IGtt FOP A GIVEtt l.0::. 
TO IJ:EP:: FLEA;E READ THE FOLUJI"UiG :TflTENEttn 
(11FEFlILL', loFOPE E:,EClITltlf; THE FPOGPA~I. 
THl HEEDED lflF IJT PHRANI'.'TEF': APE THE FOl.l.OI,) HIG' 
I". (Olllll.lCTOR DEII·.lTV III I:;PA~I: (I.lFIC 01. 
IF /lOT GIVEn Si' 'THE U:E.P. [II; l~ :n 
I1T ,~, .'? BY 11I::FAIJl. T • 
[II I'.OF£ DEli: I ry III I:;F't1I'I: r;l.\ 1~ 01, 
If- 1I0T GIVell B', THE 1.I':EF'. 111 1: ~ET 
HT ;' J.; 1,', DErAlil. T • 
H: !-'liTlO OF I1VE~'AGE OIIE TUFtt LEIII3TH ro THo 
l.tlPE OP(I.I)'IFEFEtlCE.. 
IF 1I0T 1'I"tII.FC 1: :n AT .:;, Ir,DEFAI.lLT. 
fl.l Ft'1T 10 OF COIIIiU.:TOP AF'EA TO I,) 11\1)0\01 AFEA. 
IF !'lOT I'I'-Elt. 1'1,1 J: :ET AT .4 1'1 DF.Ff.I,!.T. 
PI-IO: COltDU.;TOR PE:I:rrVIT't III t:iH~HI~.TEF. IF 
IIOT GIVEli. PHD J': : ET liT I. ;'':''E-I~ B" fof£FFH.IL'. 
r : DE: 1 (;/lE'0 pmlEF LO:: III '''''''TT:. 
r: ; 1'IA,.\:'II.II'1 FLU:< ['EI!:ITV III I ILOGhU~:£:. 
IF" , PEAl JIIDIIClOF CllF"PCIIT HI AmEPE~. 
L '[IE:liNE'1) IHDl1LTAtlCE Itl I'IlC F'OHEOIIP IE: " 
FOLEA:" 61·· .. E ltlPUT r'ATA FOP l.,rp.f,:.t'1II() F' r,ELOI,I. 
FLEA:E HL;:'O GlVE IIIDI'lIDI,IAL ItIPI;T DftTA FOF ric .[11, 
FI:.FI,I.Alili I<HD IF tltl'. OF DEFAULTED, :ETTIII15: L 
tlOT 1'E.: I~ED. 
110 I1IPlIT 1: IIEEDEti IF D~FAUL TEII :£11 Itll;~ "'PE I):ED. 
FOF HII,IoII::P: AT THE EIID OF THE F1.III, 
HI: COPE HF'EA. ;:: I: t'It:AII COF'!:: LElil,TH, 
Ii I: nl)NB~F' OF TUFtl~. II I: PEP~IEABIL TTY. 
A:: I: pFOIlUCT OF H Altro :- .1'1C 1::- (OIlDllnOp AF'EA FEP 
TI.IHI.1.1 1: OPT HIIJN IttDUCTOR IJ£lGHT FOP A I; II.-'EII F'. 
Subseollently. the computer wi 11 request input data 
from the user wi th regard to L. IP. BS. P, DC, 01, 
FC. F\~, and RHO. This is the only information the 
user is required to furnish. In this example, the 
tr;;er needs a 200-uH i nduc tor carryi ng a peak current 
of 4.5 A based on a core having a 3.5 kilogauss flux 
capability. The loss allowed is 0.699 W. For 
values of DC, 01, FC, FW, and RHO, the user selects 
to use those set by the program in the absence of 
any user's input. The user then types: 
Upon completion of input data, the computer prints 
out a summary of these inputs: 
D-: ;: ':,";,. ~., 
r,r ;:. j' ~s, 
FI: ;.;': ..£ .. (I, 
rl,' " -I. 'JE-I.-I • 
FHl =- 1 .• '.NE-O;", 
r ~.g91E-Oj. 
r:: ;.0:;, 
rp ~ -I •• ~, 
L - 2. liE + (12 • 
Finally, the optimum design parameters, along \~ith 
their conventional units, are computed and delivered 
as outputs: 
11 "' ~,."'~"'E··'11 
:: = ~ .:'? 1£+0(1 
n = : .~blE"'ll 
l.' :; 1. ('"?-IE+02 
FI':= " • .j ~:';i£;. +ou 
AC" i:..4j"?E403 
1 .. 1 = t. (1i;r.:,t+Oi 
,l'U,IRE CEtITltlErE~'! 
': Ert1' INETER::: 
, l1F'IIS 
t3AU;:::'OERSTE[I 
CIIBIC l'EtITIl"r-"'''' 
c ll:'I:ULAP ~1 t I 
GRAN': 
The cost for this design session is $0.51. 
This compares to hOUI'S and perhaps days of design 
'i terati ons us; ng paper-(\no.,pencil approach. , 
The next example deals with optimization on a 
vastly-expanded scale - an optimum-weight design 
for the complete buck SWitching-regulator power 
ci rcuit shown in Figure 1. 
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Figure 1 Buck Power Circuit 
Here, Rl to R3 are winding resistances of Ll to L3, 
respectively. The input filter is composed of 
Ll-Cl-R4-L2-C2, with L3-C3 being the output filter, 
and RC being the ESR of C3. Counting in addition 
the area A, turns N, length Z. and conductor area 
AC required to completely define each inductor, and 
including the switching frequency F, a total of 
twenty-thl'ee variables are involved. These vari-
ables, along with design constraints that include 
efficiency, source current ripple, output voltage 
ripple, input filter resonance, full utilization 
of inductor window areas, and no inductor saturation, 
are presented in Table 2, Most constraints are 
complicated nonlinear functions of the aforementioned 
variables; the most complicated one being equation 
(1) of Table 2, which includes copper losses, semi-
conductor conduction losses, capacitor dissipations, 
and frequency-dependent core losses and semiconduc-
tor switching lesses. The objective of the optimum 
design is to solve for all variables, with the 
intent to satisfy each constraint, and concurrently 
minimize the optimization criterion - the total 
weight of copper, iron, capacitors, and the heat 
sink. Notice in particular the switching frequency 
is not a pre-set value; its optimum design is an 
integral part of the total converter design. 
AC 
l 
Table 2 DeSign Optimization 
Summary 
HlJICIer 0' lum~ 
",....lItr't\ll"l\otconduttar 
".n 1"n9th or eore 
Indll .. unCIll 1If'lldtd 
\llndln9 ltrtern.' rtshUIiCt 
t,\).tll.ntt n~lI!d,.d 
S.;\lchtng IN:q~tn(.t 
"0. • Output tlfowl!r 
• II. MlntMum cUitlf'!'CY "eQJlrtd 
(I • IJ'lP~t \t(..Jtlogt' rlnqil 
S. "rr,q~t:n~1~dtP,.",iltl\t ... ·un.a ripple 
* t.I " ~iltP\ol lIn1tagt 
r - OU\~\Jt. dp[ih 
I I 
, 
, , 
1 )' , 
,~ • Hulm\l!l lI!pul .. rtll~" ~H",.nt ~.'Inll 
r"ll ~ln~()oi 
x x x. X 
I , , 
tonitulnts 
PoO·"Vt -. (Input tnt.t lou} 
.(trln'IHoranddl~louu} 
+(Olltlhlt 01ttr Iou) (1) 
s" 't(l! ,l2,l3,Ct,t2;k4 I i '''O'(I'LQl (Zl 
.... t2(LJ)tl,AC.., '(I'[Q' (1) p. f3tCl.tz.11Il:,M4J t·j 
f 4(Atl,Hk.,n,Al) .. O. "'1.1:.3 t~';'ll) 
t~("k.M;,.l\,Po,tt) -0. ,.1.2,1 {R1'll.lO 
Opihnlut'tln Cr.Ut! . .!!.'1 
Weight it . Irct1 wel'l}.! , t,,~!,f'r we:lght I l;aplClll.r w~tQhl t Hul tlh'- irtl!ltlt. 
~ 'lr1.~J\\ 1\'1}". fijt 1..C~'"k· All *' '9(.s0) tflnPoO·«lIa 
----------------~ 
Obviollsly, a problem of this complexity is not 
amenable for closed-form solutions. The nonlinear 
programming algorithm, SUMT, is used to conceive 
'I 
, } 
r 
t. 
the design nUI1\F~I'i ea lly [5J, The computer Pl'OfP'al11 
fOl' thi s pr'ob 1 em contai ns fourteen pages of FOl'tl'an 
listing dealing mostly with constraints and theil' 
first and second partial derivatives, Considering 
the limited information such a listing can provide 
without extensive descriptive elaborations, the 
program itself is not incl~ded here. It is. 
howev!:))', avanable in Rafel'enee [2J. 
Two sets of optimum desi gn l'esults are 
i1lustt'ated in Table 3. The diffel'ence between 
thelll is that design #1 assumes a tt1l'ee~times higher 
ESR for the output fi 1 ter capaci tOl' and a fi ve-
times more stl'ingent sOlll'cn em l'equil'el11ent than 
thos~ of design #2. In each design! all RLC para-
me LeI'S. the !,wHcili ng iTequency. tne des 1 gn aetal Is 
of all magnetics, and the minimum weight, al'e 
collectively achieved in n single run. ThD design 
not only meets all specified performances I it also 
represents the miniwum possible weight. 
Table .3 
,I (CIII) 
Al (thh 
NI (t\ll'll~) 
ACI, {!""~} . 
~~ (elll) 
A~ (Ctl'~) 
N~ fturll';.) , 
1"·' (.I\\'} 
.3 (till) 
"1 j(fn~) 
NJ (tul'~') 
!,CJ. (II.II') 
tl U\l 
u\.It) 
!J (,nL 
U (.r) 
t.~ Pl 
o ( .. r) 
III (1Il111\01l,,,1 
R~ (.1I11hlII1111 
R1 (tlli 1 \ I~hnt) 
R'l .\~IIOIsL .. 
f ('1I~) 
II (l) .. ~n\sl 
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Notice the impact exerted by ESR and source EM! 
on the twa data columns of Table 3, FOI' the same 
efficiency const\'aint 1 every parametel' of design #2 
is smaller than its countCl'part of design #1. The 
only exception OCClll'S at the analytically-determined 
optimllm switching frequency. Ivhere the 43.9 kHz for 
design #2 is almost twice that of the 22kHz for 
design #1. Due to the highet' frequency and slIlaller 
physical parallietel's ,the comb'! ned magnetics and 
capacitor weight fot' design #2 is bat'ely one-third of 
Of that for design '1. 
The tot(ll computel' cost pel' ,'un for a pI'ob 1 em 
of this magnitude is generally within the $2Q-to-$40 
I'ange, This COllrpa\'es favOI'ably with days of non-
optimum paper-ancl-pencil design iterations. 
The Desi qn Optimi til ti on Suoprogl'mlls thus 
ORIGINAl: PAGE IS 
OF. POOR QUALf.t'I 
greatly fac; 1 i tate the fo 11 olvi n9 endeavol:' her-eto-
fore regarded as unattainable: 
(1) 1\1101'.' a cost~effecti ve optimum des i gn f)'om 
component to equi pment 1 eve 1, i Ilcl udi n9 the 
identification of the optimum slvitching fre-
quency. The cost pal' run is negligible when 
compa ped wi th days and pel'haps weeks of non-
optimulll design and development iterations. 
(2) Provide a fast and accurate weight-efficiency 
tl'adeoff as \~ell as a means fOI' I'eady assess-
ment of the impact of a given )'equirement or 
a part; elll nr component charactel'i sti c on an 
optillllUll equipment design. 
C'-\nt:~;~_J DOS ~rfui t ~:; plthlllt:u iUI rhd~1~ it of the 
MAPPS prQgI'am to extend from the pI'esent buck con-
vel'tel'to buck boost, boost, and othel' Illost-colllllonly 
used powel'-ci I'cui t confi gura ti ons. 
5. CONTHOL DESIGN SUO PROGRAMS (COS) 
From a feedback control Viewpoint, a switching 
regulator can be generally divided into three major 
fUl1Ctiom;; the po\~er stage. the pulse modulation. 
and the error processor. 
The power stage i ncl udes the input fil ter. the 
powe)', ~wi. tche~, and the ?utput fil tel'. They can be 
assembled together I in F"lgure 21\, to form a buck I 
a boost, and a buck boost circuit. Each circuit can 
be further divided in accordance with the status of 
inductor MMF; the MMF can be continuous or dis~ 
conti nuous duri ng nom; na 1 opel'ati on, as i 11 ustl'ated 
in Figul'e 2B. Even though the power stage is a 
linear circuit during each time interval of Figure 
2B) the combi nn ti on of a 11 di fferent 1 i near ci rcui ts 
for the purpose of analyzing a complete operating 
cycle becomes a piecewise-linear nonlinear analysis 
pt'oblem. Fortunately, the s.olutiOI\ to this problem 
has made $; gnifi cant advance in recent yeal's, both 
hel'e and abl'oad. Appt'oaches based on top a logy 
deduction [6,7J) discrete time donlain modeling [8, 
9.lOJ. and aveNge time doma~v\ modeling [llJ have 
been successfully pel'fol'mad. 
J:--O '. I: I--~-'. 
II ''t it'" ...... '1r • l'lc:--tt-a '. tJ'\l~' 1!.'H'lIi.'\:'\l ...t t 
... 
Figure 2A S\~itchin9 Regulator 
~'ajor' Functions 
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Figure 2a Continuous and 
Discontinuous 
Inductor MMF 
Depending on the pulse-modulation mechanization. 
different forms of duty-cycle control of the power 
switch are poss i b 1 e. These forms inc' ude constant 
frequency. constant on time, constant off time, 
bistable tl'igger. and val'iable frequel1cy based on 
variable on time and off time. While the ways of 
pulse-modulation implementation proposed and in use 
today may appear numerous, they can always be re:. 
duced to two basic i ngl'edi ents; a threshold , eve 1 
and a t'amp function. The intersection of these two 
ingredients initiates the switching-action for the 
duty-cycle contro'. In single-loop controlled 
switching regulators. the ramp or the threshold 
is derived. from the output of the error processor. 
which, in turn, derives its input from sensing the· 
regulated quantity at the output of the' power stage. 
However ,i n cel'ta in more recent multi p' e-l oop deve-
lopments [12,13J, incentive in much improved 
stability perfot'mance has resulted in an additional 
loop through which the needed ramp generation is 
obtained from a steady-state ac switching waveform 
I inherent within the regulator. Regardless the 
I datai1s of I'amp or threshold generation, when a 10w-
frequency disturbance is applied to the pulse modu-
1 at; on, the time needed for the ramp to intersect 
the threshold is also perturbed. It is based on 
thi s llIechan; sm that the low-frequency pu1 se-modul a-
tion tt'ansfel' function can be formulated. 
Essentially, the describing fUnction technique is 
used to obtai n the ga i n and phase of the pul se-
I l11odualtion stage. Certain examples of pulse-
, modulation analysis are given in Reference [2]. 
The error processor processes the amplification 
and compensatiol1 of the sensed anal09 signal at the 
po\~er-s'Cage output. The ana log-to-ana log convers i on 
, presents no particulal' difficulty for analysis, as 
only small signal, linear circuits drc il1volved. 
However, for most t'egulatot's the desigl1 of the power 
stage and the pulse modulation are set by )'equire-
l11ents other than cont)'ol -dependent performances. 
consequently, the error-processor design usually 
detel'mi nes, to a 1 arge extent, the qual i ty of the 
regul ato)' feedback loop. 
The function of the Control Design Subprograms, 
therefore, is to utilize the analytical results 
a 1 l'eady ach; eved from the power stage and the pul sa 
modulation, and to detel1l1ine numerically the design 
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of the error processor based on a pre-selected 
compensation configuration in order to meet a given 
set of performance requirements. 
As a simple example, the deSign of the RC 
compensation in Figure 3 is illustrated. Here. the 
buck regul ato)' power stage parameters are gi ven: 
Ei ~ 25 to 50 V. L = 1 mH, C = 455 uFo Rc = .068 
ohms, E = 20 V, R = 6.7 ohms, and switching frequen~y = 20 kHZ~ The values of Rl to R4, Cl, C2, 
and open~loop dc gain K are to be determined so that 
the fo 11 owi ng performance requ; rements can be met: 
Crossover frequency = 2 kHz 
Phase mar'Ji n = 40 deg, 
Dc regula~ion at. room temperature = .1% 
Ej Eo 
~ 
.] RL '::" -::-
-::' 
Rl 
Puhe 
odulatlo""-..... -< 
R3 
Figure 3. EI'ror Processor RC Compensation 
Upon executing the program with the heeded inputs, 
the computer wi 11 pt'i nt out an input summary as 
shown below, 
EIMI" • I.~E.OI. 
EIH!\X ,. ~.(IE.QI, 
EO • ~~O£+Ql, 
PO -Q.l,E+-Ql, 
FEG • l.uE-Q~. 
L ,. I.OE~Ol, 
C • ~ .~'.I!(-')~. 
Ri • ~.$£-~a, 
FS ... ~.llE .. H.I". 
F~· a ~ d)E"IY~ t 
THEn: • ~. (IE.OI • 
The program then proceeds to calculate all para-
meters, and prints out the numerical )'esults: 
The user can exercise the option to obtain a 
gain/phase Bode plot for design verification: 
.;:. 
, 
\. 
, 
'pt, aa II WI liP 111M •• 
• _ .... ~y~..d
[10 .01.1 "'MilT 
o~\O\~dl~' 
(;00" HltHL.,'.I.:' ,.1" Qi. ~ 
rHET'" F~'£';' I HZ) [I~El ,·tHI:; PHti:£ 
5.00 ~.~jj~E.,,(l2 ,'".'i I 0.;"6 ..... :·£+U1 4.,..~':J 
I Q .llO 5.';>5';<E+01: IS.5~ 2' .45'!~c t I)~I ,?1;<.5~ 
1'5.1)0 $.)~::;:~£ .. v.:- l1.':'1:- :; .I;>-:.~ ... t. "')1) )1.24 
20.00 1.1 t t lE+u~ ':l .. i'~ ~.lQ·".EtOO :;c .• '::2 
,:'';. Vii 1 • 3SS~e.~3 ..:>.49 1.4?4ZE+OO ~O.~I 
"O.uo , .6~':';'E .. 03 ..... 1 .1~Or:,t;. UII -4~.$u 
3';.00 1.?4HE+O' • 1 .U4 3.G70~E-ul 4~.Si" 
40.00 2.2"::2aEi"u3: -'::.75 ;' .284 EH::-U 1 ·H'.$t. 
4';.OU 2.S0(llIEtllj -4.':"s 6. H4~E-UI "'0.:'.:: 
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6. PERFORMANCE ANALYSIS SUBPROGRAM (PAS) 
While the small-signal frequency-domain 
modeling approach used in the CDS allows a user 
to gain more inSight to enhance the initial para-
meter design, one also realizes that a switching 
regulator is inherently a highly nonlinear clrcuit 
containing analog-to-discrete-time conversion, and 
as such, can be more accurately. analyzed through 
From th; sana lysi s, a 1.85 kHz cros sover trpnuency 
and a phase margin of approximately 45 deg. is 
obtained, thus meeting the requirements previously 
specified. The computer cost for the entire 
design and analysis is $0.81. 
the discrete time-domain modeling and analysis. 
Furthermore, in case of large line/load distur-
bances, the ensuing duty cycle of a switching 
reaulator is no longer.time-invariant. Since any 
practical equipment is likely to be higher than 
second order, there is simply no general method 
applicable to large-signal analysis of such non-
1~--,-v. ~~/c::tems. Thus, in :~:it·~.::;; ~v \,;c;,L:i',uuu::, 
frequency domain analysis and discrete time-domain 
analysis for which the operating duty cycle ;s as-
sumed to be either fixed or step-changed, the dis-
crete time-domain simulation capable of dealing 
with a time-varying duty cycle must be regarded as 
In the continuation of Phase II, the CDS will 
be expanded to cover other ac performance require-
'!lents such as audiosusceptibility and output im-
Jedance. All three basic power stages and all 
commonly-used pulse modulations will be inclUded. 
5ingle- and multiple-loop error processors will be 
incorporated. 
an important tool in the PAS. The basic modeling 
approach, the needed analysis background, and the 
merits and limitations associated with the frequency-
domain analysis and time-domain analysis/simulation 
are sUlllnarized in Table 4. 
Techniques for all four approaches given in 
Table 4 are well established in MAPPS. The most 
Table 4 Modelinq Approach Descriptions 
ts: APPROACH AVERAGE FREQUENCY DOMAIN EXACT FREQUENCY DOMAIN DISCRETE TIME DOMAIN DISCRETE TIME DOMAIN ANALYSIS SIMULATOR DESCRIPTION 
Take advantage of the much Represent the power stage Exact formulation of state Base on recurrent discrete 
BASIC lower output-filter reso- with a linearized discrete equations. and use i tera- time-domai n ana lyti ca 1 ex-
MODELING nant frequency in relation impulse response function. tion method (Newton's) to pressions. and propagate to the equipment switching The discrete time model is sol ve fo)' the exact equi- recurrent equations through 
frequency. the nonlinear then transferred into the 1ibl'ium state. L i neari zed FOI·tran computation, 
switching power stage is frequency domain. about the equil ibrium state 
approximated by a continu- to become linear and time-
ous small-signal average inVariant. Z-trans formati on 
model. to frequency domain when 
needed. 
BACKGROUND Lineal' control theory Sta te space techni ques. State space techniques and State space techniques and 
NEEDED and/or linear state space Fortran programming. Fortran progralll11ing. 
model. 
, 
• Gain more insight on • More accurate power • ~Ios t accurate s tabil ity • Handl e 1 arge-si gnd 1 
MERITS equipment parameter stage model at higher analysis through eigen- di s turbance ana 1ysi s design, signal frequencies. up values, such as sudden output 
~ Analytical skill resides to one-half of the • No need to separate a short and regulator in many design engineers. switching frequency. converter into functi ona 1 s tarti ng. 
• Readily applicable to blocks, Most straight- • much fas ter than genera 1 high-order Cil'cuits and forward analysis. purpose simulation pro-
I equipment. • Directly lead to cost- gralllS such d$ ECIIP. erfect! Vi! performance SCEPTRE. etc. simUlation. 
• Most suitable for a 
standardiZed des tgn, 
. ~"" 
Diminishing accuracy be- Diffi cult to i ncorporHe Bas i ca lly a nUllleri ca 1 None other than loss of 
MAJOR yond 10-15% of switching input filter and pulse approach. No closed- insight genel"al'y as so-
LIMITATIONS frequency, Not sui tab 1 e modu1ation. form insight can be ciated with :;imu1ation for hi gh bandwi dth gained, efforts when not supported 
regUlators. by ana lyses. 
-- . "'" ........... -"'--
I 
I 
I 
i 
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applicable PAS for a given design depends on the 
analysis objective, the accuracy desired, the type 
of control cirCUit used, whether the circuit topo-
logy is standa\"dized, the nature of the disturbance, 
and, perhaps most influential, the user's analysis 
background .. Consequently, the PAS's implemented 
to date a\"e not limited to any single approach. 
Two PASexamples are given here for illustra-
tion purposes. rhey a\"e all based on switching 
regulators employing a standardized multiple-loop 
control circuit. The first example analyzes the 
switching regulator. shown in Figure 4 using the 
discrete-time domain analysis. The options the 
use\" can take include the following: 
EIHER"STOP"TO DfSCONTINUE Pfi$,OTHERlJISE "HO" 
? N 
DO ~'OU ',IANT TO CHA~IGE "PAPAW'? <Y OR N) 
" H DO YOU l.lt'lNT TO CHAHGE "COMP"? CY OR N) 
? H 
DO VOU lJAm NA~tELlST? ~\' OR Nl 
? N 
DO YOU (dANT STAllILIT~' AfjALYSIS? ('y" OR N) 
,. N 
DO '1"01.1 W1NT ROOT LOCUS AHALYSIS? <Y DR Nl 
~ N 
DO VOU l,'ANT AUD 1 0 AHAL 'y'S I S:~ (y, N) 
? N , 
DO YOU WANI TPRNSIENT ANALY~IS? ~Y.NI 
In this example, subsequent to data input, the user 
indicates his interest in performing the stability 
analysis under va\"ious line and load conditions. 
The computer fi rst calcul ated the three eigenvalues 
of the regulator cort'esponding to a 40V input: 
LAt'l.ElIiA= F<'EAL 
~. S'::,l:::24E-Ol 
S.820%OE-Ol 
-1. 351t:.7:3E+OO 
IP1RGt~lFiPY 
O. 
O. 
O. 
It is found that one of the eigenvalues is outside 
the unity circle, the converter is thus unstable tn 
this line condition. Next, the three eigenvalues _ 
of the regulator corresponding to a 50 V input are 
calculated as: 
LAMBDA= PEAL IMAGINARY 
9.5S2?60E-Oi O. 
5.074947E-Ol 0. 
-9.805425E-i)1 I). 
Hel'e. a 11 thl'ee ei genva lues are i nsi de the unity 
cil'cle, s"lgnifying a stable system. The load 
resistance is then increased from 10 ohms to 30 
OhIllS, and the three ei genva 1 ues become: 
LRt'1BDA= REAL 
4.8:='8247E-Ol 
9.559716E-Ol 
Q. 
It'lAI::; I NARY 
O. 
I) • 
I) • 
Notice one eigenValUe vanishes, The zero eigen-
value cotresponds to the status of inductor MMF, 
which enters discontinuous-current operation (i,e., 
zero current at the beginning of on time) under 
light load conditions Again, the regulator is 
found to be stahle. 
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figure 4. A Buck Re~ulator 
RJ 
The second PAS example demonstrates the dis-
crete time-domain simUlation as applied to the 
boost regulator shown in Figure. 5. Figure 6 shows 
the simUlated inductor current during regulator 
start-up. The simulation includes the circuit 
feature of peak-current 1 imiti ng duri ng severe 
transients, as is evident from the flat-top envelop 
at the beginning of the start-up. The measured 
start-up transient from the flight hardware is in 
good agreement with the simulation. The total 
computer cost for tnis run is $2.04. 
Rl • l to 
r~ [ r~ Re 52 (0 
~-=- lSI 1 .l~ Ie 
Figu\"e 5. A Boost Regulator 
7. SYSTEM ANALYSIS SUBPROGRAMS (SAS) 
The SAS's represent an extension of the afo\"e-
desc\"ibed DOS's and PAS's from equipment to system 
level. The SAS's I'ely on DOS's as the basic tool 
for identifying the optimum ~ystem configuration, 
and on PAS s to add\"ess the dynamic system perfor-
mances under large-signal disturbances. 
All example of optimum system configuration is 
conveniently found in Figu\"e 1 used in the dis-
cuss i on of DOS , in wh i chthe tot'll converte\" weight 
was optimized under constraints that include a 
l 
I 
fixed total loss . The ex mple is readily extend d 
to include the source SupplYlng pc' er to the con-
verter. Since the loss in the converter is ulti-
mat ly d rived from the source. what the system 
d signers really want is : for a given source pow r 
density (watts/kilogram). how should the converter 
efficiency be specified so that the combined source 
and equipment eight can be minimized? 
The new objective function thus becomes the 
sum 0 power converter weight. the heat-sin weight. 
and the source weight. Since both the heat-sin 
we1qht and the source weiqht are decreasing func-
tions of converter efficiency while the converter 
component weight increases with the efficiency. 
obviously there exists an efficiency at which the 
rombined source And converter weiQht is at its 
minimum. Efficiency "e" thus disappears as a 
design constraint. Instead. i t becomes an unkn n 
parameter to be designed by SUMT routine in order 
to optimize the new objective function. 
Without elaboration of programming details. the 
computer output of optimum design of the circuit 
of Figure 1 to achieve a minimum combined source-
converter weight is shown here. The design includes 
all circuit and magneti cs parameters. It identifies 
iill optimum switching frequency of 22.1 KHz. a tar-
get ef iciency of 94 .1 ~ for the converter. and a 
minimum combined weight of 7.56 Kg. The total cost 
for the run lS $22.18. 
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8. THE DATA MANAGE ENT PROGRAM 
The normal use of the MAPPS invol es inter-
active conversat ion between the APPS system and 
the user. The user begins by signing on to the 
computer operating system. The user requests hat 
MAPPS system be loaded and executed in the 
conventional program load and execute manner. A 
conv rsation then begins be een the user and an 
executive routine through which the user instructs 
Figure 6. Boost Regulator Inductor 
Current Simulation 
the system to attach certain external files and 0 
perform specific analytic and/or' data base manipu-
lation functions. The MAPPS System will be suffi -
ciently flexible to allow a sophisticated user to 
shortcut steps that are not needed because of the 
user's in-depth knowledge of the system. The new 
user will be presented with infonmative n~ssages 
as processing goes forward and will also be able 
to retrieve some instructional text to clarify 
options at decision points. Upon completion of 
the input cycle. the MAPPS System will proceed to 
execute and satisfy the user's requests. The user 
ill be able to invo e various subprograms which 
will aid in the equipment/system design. modeling 
analysis. and optimization. If intermediate results 
require a decision by the user, interactive con-
versation will again take place. During the ~ourse 
of an interactive session the user may display 
res'Jlts. permanently or tempor'arily store results , 
or retrieve prevlously stored results from the 
data base • 
The fusion of the various modules into a coor-
dinated processing system is accomplisheJ by devel-
oping appropriate control and communication routines. 
An fxecuti ve User Interface (EU r) routi ne affords 
the user wi th the means for select ing spec if ic 
processes for execution. An Executive module car-
ries out subprogram load requests and memory space 
allocation as well as input/output file lin ag 
requests. Subprogram User Interface (SUI) routines 
provide the means for user intera~ tion with the 
system. One SUI exists for each analytic subpro-
gram integrated into the MAPPS System. lach SUI is 
capable of handling all of the communications rela-
ive to its respec ive subprogram. In addition 0 
several analytic subprograms there will be a Data 
Base Manager subprogralOl under control of the MAPPS 
Executive. The Data Ba ~ e Manager (DBM) will res-
pond to. and perform all. Data Base access requez ts 
gen ra ed during any and all execution of MAPPS 
Sys em analy ic routines. 
11 
In the initial Phase II, a working prototype o
f 
the Data Management Program has been developed 
to 
facilitate expansion and enhancement as the MA
PPS 
power processing subprogram capabilities increa
se. 
9. CONCLUSIONS 
To anyone working with nondissipatively regu-
lated converters, inverters, and systems compr
ised 
of these eqUipment, certain design and analysiS
 
intricacies inevitably make themselves felt thr
ough-
out the eqUipment and system design and develop
ment 
stagG. tiilpirical -and intuitive rel iances often
 
. intercede with the designer's desire to be "
more 
scientific" and his commitment of being "on sc
hedUle". 
Handicapped by a general lack of estabiished 
design, modeling, ana~ysis, and optimization to
ols, 
it has not been unusual for a power proceSSing 
de-
signer to face the perplexing situation of em
erging 
, from the intercession practically empty-hande
d. 
Other than cost, the plight that most equip-
ment and system designers find themselves in h
as 
to do with at least one of the following power 
pro-
cessing characteristics: weight/efficiency, p
er-' 
formance, and reliability. While power proces
sing 
as a technology has reached the level of sophi
stica-
tion where the modeling, analysis, and optimiz
ation 
of these characteristics should have been well 
es-
tablished, a survey of existing documents and 
liter-
ature has proven the contrary. 
The primary content of this paper focuses the 
attention on the developed modeling and analys
is 
subprograms for power processing components, e
quip-
ment and systems. As is evident from the exam
ples 
given here, the subprograms are entirely orien
ted 
toward the user. Four diversified subprograms 
in-
cluding those of power circuit design optimiza
tion, 
control circuit design, regulator performance 
analy-
sis, and power system analysis, are establishe
d. 
Their continued developments will undoubtedly 
lead 
to the following: 
• Fully automated design for basic converter 
power and control circuits to meet perfor-
mance specifications. Possible elimination 
of breadboard development stage. 
• Fully automated switch; ng-regu1 ator perfor-
mance analysis. 
• Computer-aided power system configuration 
design and dynamic system simulation 
• Significant cost saving, weight/efficiency 
optimization, and reliability improvement 
for power proceSSing eqUipment or system 
development programs. 
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